搜索：Your - 虫虫下载站

可编程逻辑  PCB Design Considerations and Guidelines for 0.4mm and 0.5mm WLPs

Abstract: Using a wafer-level package (WLP) can reduce the overall size and cost of your solution.However when using a WLP IC, the printed circuit board (PCB) layout can become more complex and, ifnot carefully planned, result in an unreliable design. This article presents some PCB designconsidera ...

https://www.eeworm.com/dl/kbcluoji/38883.html

下载: 89

查看: 1067

可编程逻辑  使用Nios II软件构建工具

&nbsp;使用Nios II软件构建工具 This chapter describes the Nios&reg; II Software Build Tools (SBT), a set of utilities and scripts that creates and builds embedded C/C++ application projects, user library projects, and board support packages (BSPs). The Nios II SBT supports a repeatable, scriptable, a ...

https://www.eeworm.com/dl/kbcluoji/39385.html

下载: 186

查看: 1034

可编程逻辑  Nios II软件开发人员手册中的缓存和紧耦合存储器部分

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Nios II 软件开发人员手册中的缓存和紧耦合存储器部分 Nios&reg; II embedded processor cores can contain instruction and data caches. This chapter discusses cache-related issues that you need to consider to guarantee that your program executes correctly on the ...

https://www.eeworm.com/dl/kbcluoji/39392.html

下载: 121

查看: 1038

可编程逻辑  XAPP440 - Xilinx CPLD的上电性能

Applying power to a standard logic chip, SRAM, or EPROM, usually results in output pinstracking the applied voltage as it rises. Programmable logic attempts to emulate that behavior,but physics forbids perfect emulation, due to the device programmability. It requires care tospecify the pin behavio ...

https://www.eeworm.com/dl/kbcluoji/40065.html

下载: 164

查看: 1030

可编程逻辑  Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...

https://www.eeworm.com/dl/kbcluoji/40076.html

下载: 90

查看: 1036

可编程逻辑  PLD对FPGA数据加密

SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others ...

https://www.eeworm.com/dl/kbcluoji/40127.html

下载: 187

查看: 1036

可编程逻辑  CPLD和FPGA设计介绍

Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many vendors offer many different architectures and processes. Which one is right for your design? How do you design one of these so that it works correctly and functions as you expect in your entire system ...

https://www.eeworm.com/dl/kbcluoji/40148.html

下载: 180

查看: 1059

可编程逻辑  CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the &ldquo;Documentation&rdquo;) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...

https://www.eeworm.com/dl/kbcluoji/40193.html

下载: 62

查看: 1042

可编程逻辑  allegro cx manual教程

We would like to welcome you as a user of the Allegro CX, a rugged, handheld &#64257;&nbsp; eld PC for data collection. Developed with the input of data collection professionals worldwide, the Allegro CX is adaptable and versatile for use in a wide variety of data collection environments. The Allegr ...

https://www.eeworm.com/dl/kbcluoji/40217.html

下载: 86

查看: 1049

可编程逻辑  Virtex-5 GTP Transceiver Wizar

The LogiCORE&#8482; GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex&#8482;-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standa ...

https://www.eeworm.com/dl/kbcluoji/40376.html

下载: 67

查看: 1040

搜索结果

按分类筛选