搜索结果
找到约 1,304 项符合
Xilinx License 的查询结果
仿真技术 如何仿真IP核(建立modelsim仿真库完整解析)
IP核生成文件：（Xilinx/Altera 同）
IP核生成器生成 ip 后有两个文件对我们比较有用，假设生成了一个 asyn_fifo 的核，则asyn_fifo.veo 给出了例化该核方式（或者在 Edit－》Language Template-》COREGEN 中找到verilog/VHDL 的例化方式）。asyn_fifo.v 是该核的行为模型，主要调用了 xilinx 行为模型库的模块 ...
串口编程 项目描述: slsnif is a serial port logging utility. It listens to the specified serial port and logs all
项目描述: slsnif is a serial port logging utility. It listens to the specified serial port and logs all data going through this port in both directions. Serial line sniffer是一个串行端口记录工具。它监听指定的串行端口并记录所有通过这个端口的两个方向的数据。 来源：http://freshmeat.net slsnif是一个串行 ...
串口编程 项目描述: slsnif is a serial port logging utility. It listens to the specified serial port and logs all
项目描述: slsnif is a serial port logging utility. It listens to the specified serial port and logs all data going through this port in both directions. Serial line sniffer是一个串行端口记录工具。它监听指定的串行端口并记录所有通过这个端口的两个方向的数据。 来源：http://freshmeat.net slsnif是一个串行 ...
加密解密 硬件求解平方根源代码加密 (硬件求解平方根的
硬件求解平方根源代码加密 (硬件求解平方根的，将license添加到原有的MaxplusII或QuartusII的license中就可以直接使用，但源代码加密。altera提供 )
Linux/Unix编程 项目描述: Env_audit is a program that ferrets out everything it can about the environment. It looks for
项目描述: Env_audit is a program that ferrets out everything it can about the environment. It looks for process IDs, UID, GID, signal masks, umask, priority, file descriptors, and environmental variables. It comes with test configurations for anacron, apache, atd, crond, GDB, inittab, logrotate, PHP ...
嵌入式/单片机编程 This program is free software you can redistribute it and/or modify it under the terms of the GNU Ge
This program is free software you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful ...
系统设计方案 Copyright© 2004 Sergiu Dumitriu, Marta Gî rdea, Că tă lin Hriţ cu Permission is
Copyright&copy 2004 Sergiu Dumitriu, Marta G&icirc rdea, C&#259 t&#259 lin Hri&#355 cu Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation with no Invar ...
VHDL/FPGA/Verilog IEEE 802.3 Cyclic Redundancy Check参考设计
IEEE 802.3 Cyclic Redundancy Check参考设计，xilinx提供
VHDL/FPGA/Verilog DDR（双速率）SDRAM控制器参考设计
DDR（双速率）SDRAM控制器参考设计，xilinx提供
VHDL/FPGA/Verilog ZBT SRAM控制器参考设计
ZBT SRAM控制器参考设计，xilinx提供，（ZBT SRAM是一种高速同步SRAM）