搜索结果
找到约 114 项符合
Universal 的查询结果
按分类筛选
- 全部分类
- 单片机编程 (13)
- 书籍 (9)
- 其他书籍 (7)
- 学术论文 (6)
- 文章/文档 (6)
- 技术资料 (6)
- 通讯编程文档 (5)
- 单片机开发 (4)
- 其他 (4)
- Delphi控件源码 (4)
- 加密解密 (4)
- USB编程 (4)
- VHDL/FPGA/Verilog (3)
- 模拟电子 (2)
- 电源技术 (2)
- 工控技术 (2)
- 嵌入式Linux (2)
- 串口编程 (2)
- 其他嵌入式/单片机内容 (2)
- 人工智能/神经网络 (2)
- 汇编语言 (2)
- 手册 (2)
- 通信网络 (1)
- 嵌入式综合 (1)
- 开关电源 (1)
- 开发工具 (1)
- 仿真技术 (1)
- 驱动编程 (1)
- 邮电通讯系统 (1)
- 操作系统开发 (1)
- 电子书籍 (1)
- VC书籍 (1)
- 压缩解压 (1)
- Applet (1)
- 文件格式 (1)
- DSP编程 (1)
- Windows CE (1)
- 数学计算 (1)
- 行业发展研究 (1)
- 3G开发 (1)
- 嵌入式/单片机编程 (1)
- 认证考试资料 (1)
- 源码 (1)
USB编程 Universal Serial Bus 3.0 Specification,USB3.0新規格SPEC希望對研究USB3.0的人有幫助.
Universal Serial Bus 3.0 Specification,USB3.0新規格SPEC希望對研究USB3.0的人有幫助.
加密解密 Universal De-embedding Procedure
Universal De-embedding Procedure
通讯编程文档 The SL11RIDE is a low cost, high speed Universal Serial Bus RISC based Controller board. It contains
The SL11RIDE is a low cost, high speed Universal Serial Bus RISC based Controller board. It contains a
16-bit RISC processor with built in SL11RIDE ROM to greatly reduce firmware development efforts. Its
serial flash EEPROM interface offers low cost storage for USB device configuration and customer ...
VHDL/FPGA/Verilog HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptiv
HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline.
HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim.
HSSDRC IP core is licensed under MIT License
Delphi控件源码 Universal.Data.Access.Components 2.50 Universal Data Access Components (UniDAC) is a library of c
Universal.Data.Access.Components 2.50
Universal Data Access Components (UniDAC) is a library of components that provides direct access to most popular database servers from Delphi, Delphi for .NET and, C++Builder. UniDAC can work with such servers as Oracle, Microsoft SQL Server, MySQL, Interbase, ...
加密解密 This is an efficient implementation of the algorithm for calculating the universal image quality ind
This is an efficient implementation of the algorithm for calculating the universal image quality index
VHDL/FPGA/Verilog Universal async Transmitter Receiver
Universal async Transmitter Receiver
3G开发 simulation of universal telecommunication network
simulation of universal telecommunication network
其他 Universal Serial Bus CDC Subclass Specification for Wireless Mobile Communication Devices
Universal Serial Bus CDC Subclass Specification for Wireless Mobile Communication Devices
认证考试资料 Universal Serial Bus Mass Storage Class Compliance Test Specification
Universal Serial Bus
Mass Storage Class
Compliance Test Specification