搜索：Testing+Module

找到约 866 项符合「Testing+Module」的查询结果

结果 866
热门搜索： STM32 FPGA PCB设计 电路图 51单片机 嵌入式 Arduino MATLAB Verilog Python
相关度 上传时间 下载量 查看数
共 866 条结果
按分类筛选
显示更多分类
https://www.eeworm.com/dl/623/445530.html Modem编程

RIL( Radio Interface Layer) is the middleware for GSM/GPRS/EDGE module, this version support the GS

RIL( Radio Interface Layer) is the middleware for GSM/GPRS/EDGE module, this version support the GSM 07.10 mutiplexier protocol, while the android original version not.
下载 126
·
查看 1048
https://www.eeworm.com/dl/833401.html 技术资料

华为5G模块 MH5000-31 LGA Module 硬件设计导航说明

华为5G模块 MH5000-31 LGA Module 硬件设计导航说明
下载 5
·
查看 6310
https://www.eeworm.com/dl/648/136359.html 单片机开发

This code implements the basic functions for an I2C slave device using the SSP module. All I2C funct

This code implements the basic functions for an I2C slave device using the SSP module. All I2C functions are handled in an ISR. Bytes written to the slave are stored in a buffer. After a number of bytes have been written, the master device can then read the bytes back from the bu ...
下载 59
·
查看 1084
https://www.eeworm.com/dl/620/148274.html Internet/网络编程

测试安全性代码 /* * put your module comment here * formatted with JxBeauty (c) johann.langhofer@nextra

测试安全性代码 /* * put your module comment here * formatted with JxBeauty (c) johann.langhofer@nextra.at */
下载 173
·
查看 1051
https://www.eeworm.com/dl/635/227826.html 网络

xrdp directory is the main server code vnc directory is a simple vnc client module for xrdp sesman

xrdp directory is the main server code vnc directory is a simple vnc client module for xrdp sesman directory is a session manager for xrdp that uses Xvnc for the Xserver libxrdp directory is a static library needed by xrdp
下载 110
·
查看 1147
https://www.eeworm.com/dl/648/257083.html 单片机开发

This example program shows how to configure PCA Module 4 as a watchdog timer. In this example, the

This example program shows how to configure PCA Module 4 as a watchdog timer. In this example, the watchdog is configured to overflow after 0xFF00 clock cycles.
下载 94
·
查看 1149
https://www.eeworm.com/dl/643/206319.html USB编程

This module is common to all of the Example programs It declares the {Open, Read, Write, Close} ca

This module is common to all of the Example programs It declares the {Open, Read, Write, Close} calls for the USB device These user-calls are translated into OS system calls This module also contains several support routines used by all of the examples
下载 195
·
查看 1119
https://www.eeworm.com/dl/635/360682.html 网络

A Module-based Wireless Node (MW-Node) is a Node with wireless and mobile capabilities added by mean

A Module-based Wireless Node (MW-Node) is a Node with wireless and mobile capabilities added by means of modules. It is not a new node object derived from Node. Rather it is a new layout of mostly existing components. Rationale for this new design has been presented in [1]. The M ...
下载 46
·
查看 1121
https://www.eeworm.com/dl/663/361747.html VHDL/FPGA/Verilog

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shi ...
下载 164
·
查看 1087
https://www.eeworm.com/dl/663/361749.html VHDL/FPGA/Verilog

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shi ...
下载 129
·
查看 1076