搜索结果

找到约 914 项符合 Speed-Up 的查询结果

其他书籍 Universal Serial Bus Implementers Forum Full and Low Speed Electrical and Interoperability Compl

Universal Serial Bus Implementers Forum Full and Low Speed Electrical and Interoperability Compliance Test Procedure
https://www.eeworm.com/dl/542/223261.html
下载: 180
查看: 1057

其他书籍 This document provides guidelines for integrating a discrete high speed USB host controller onto a f

This document provides guidelines for integrating a discrete high speed USB host controller onto a fourlayer desktop motherboard. The material covered can be broken into three main categories: Board design guidelines, EMI/ESD guidelines and front panel USB guidelines. Section 1.1 Background provides ...
https://www.eeworm.com/dl/542/223262.html
下载: 102
查看: 1049

其他书籍 This document provides guidelines for integrating a discrete high speed USB host controller onto a f

This document provides guidelines for integrating a discrete high speed USB host controller onto a fourlayer desktop motherboard. The material covered can be broken into three main categories: Board design guidelines, EMI/ESD guidelines and front panel USB guidelines. Section 1.1 Background provides ...
https://www.eeworm.com/dl/542/223263.html
下载: 178
查看: 1075

其他书籍 C#高级编程(第三版),顶死你们。。 。up

C#高级编程(第三版),顶死你们。。 。up
https://www.eeworm.com/dl/542/223277.html
下载: 29
查看: 1030

Linux/Unix编程 ISCSI target.It can be used to make up a IPSAN system.

ISCSI target.It can be used to make up a IPSAN system.
https://www.eeworm.com/dl/619/223317.html
下载: 72
查看: 1053

中间件编程 运输问题的解,解决的双层规划的问题,up是上层文件

运输问题的解,解决的双层规划的问题,up是上层文件
https://www.eeworm.com/dl/682/227092.html
下载: 193
查看: 1031

技术管理 how to set up c++test_70_gettingstarted.

how to set up c++test_70_gettingstarted.
https://www.eeworm.com/dl/642/231578.html
下载: 162
查看: 1100

软件设计/软件工程 VHDL(Very High Speed Integrated Circuit Hardware Description Language)硬件描述语言设计规范讲解

VHDL(Very High Speed Integrated Circuit Hardware Description Language)硬件描述语言设计规范讲解
https://www.eeworm.com/dl/684/234288.html
下载: 69
查看: 1097

VHDL/FPGA/Verilog To increase simulation speed, ModelSim&reg can apply a variety of optimizations to your design. Thes

To increase simulation speed, ModelSim&reg can apply a variety of optimizations to your design. These include, but are not limited to, mergingprocesses, pulling constants out of loops, clock suppression, and signal collapsing. You control the level of optimization by specifying certain switches when ...
https://www.eeworm.com/dl/663/234380.html
下载: 179
查看: 1062

matlab例程 Finds a (near) optimal solution to the Traveling Salesman Problem (TSP) by setting up a Genetic Algo

Finds a (near) optimal solution to the Traveling Salesman Problem (TSP) by setting up a Genetic Algorithm (GA) to search for the shortest path (least distance needed to travel to each city exactly once)
https://www.eeworm.com/dl/665/237671.html
下载: 29
查看: 1041