搜索结果
找到约 795 项符合
Single-chip 的查询结果
单片机开发 1、直到批号为0645的片子
1、直到批号为0645的片子，chip erase指令还是不可靠的，
这在datasheet 52页有描述。
2、芯片的页大小寄存器只能写一次（OTP），
如果配置为每页512字节后就再也不能写回每页528字节了。
3、网上很多例程是旧版的161B的程序，跟161D操作指令有不少差别，
ATMEL已经不建议使用这些旧指令了，
移植的时候注意对照DATAS ...
嵌入式Linux This software package contains the USB framework core developped by ATMEL, as well as a Mass stora
This software package contains the USB framework core developped by ATMEL,
as well as a Mass storage driver. The MSD driver uses the internal flash
of the chip to operate as a disk-on-key.
The following files are included :
- core/
-> Source code for the framework core
-> Makefile for the co ...
通讯/手机编程 In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for un
In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for uniformly quantized synchronous code division multiple access (CDMA) signals in additive white Gaussian noise (AWGN) channels.This project is mainly based on the representation of uniform quantizer by ...
系统设计方案 The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate A
The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside th ...
VHDL/FPGA/Verilog MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programm
MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programmable logic devices. While this CPU is not powerful enough for real world applications it has proven itself as a valuable educational tool. The source code is just a single page and easily understood. ...
VHDL/FPGA/Verilog Stereo-Vision circuit description, Aug 2002, Ahmad Darabiha This design contains four top level ci
Stereo-Vision circuit description, Aug 2002,
Ahmad Darabiha
This design contains four top level circuits: sv_chip0.vhd, sv_chip1.vhd, sv_chip2.vhd and
sv_chip3.vhd each of them built by one Virtex2000E fpga chip. This design is hierarchical and the
sub-circuits can be used as smaller benchmarks.
软件设计/软件工程 Creating barcodes in Microsoft庐 Office has never been easier. With BarCodeWiz Toolbar you can add b
Creating barcodes in Microsoft庐 Office has never been easier.
With BarCodeWiz Toolbar you can add barcodes to Microsoft庐 Office applications with a click of a button. In Microsoft庐 Word, create single barcodes, pages of labels, or mail merge documents. In Microsoft庐 Excel庐, select a range of ce ...
行业发展研究 -The existence of numerous imaging modalities makes it possible to present different data present in
-The existence of numerous imaging modalities makes it possible to present different data present in different modalities together thus forming multimodal images. Component images forming multimodal images should be aligned, or registered so that all the data, coming from the different modalities, a ...
系统设计方案 The purpose of this project is to explore the issues and implementation of a multiple instruction st
The purpose of this project is to explore the issues and implementation of a multiple instruction stream, single data stream processor. We are running two instruction streams on two CPUs which share an address space. The processors share a second level cache, and maintain coherence at the L1 cache w ...
软件设计/软件工程 JTAGICE mkⅡ与AVR Studio(AVR Studio 4.09或更高版本才能使用JTAGICE mkⅡ)相结合
JTAGICE mkⅡ与AVR Studio(AVR Studio 4.09或更高版本才能使用JTAGICE mkⅡ)相结合，通过COM或USB可以对所有带JTAG或Debugwire接口的AVR单片机进行在片调试（On-Chip Debugging）和编程。 JTAGICE mkⅡ所支持的芯片的列表见附件