搜索结果

This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs that interface systems on a chip working at different speeds. The connected systems can be either synchronous or asynchronous. The designs are then adapted to work between systems with very long interc ...

MSP-FET430P140 Demo - ADC12, Single Channel Rpt Mode, TA1 as Sample Trigger

use MATLAB anasys single freedom system mechanism vibrancy experimentation

sso(single sign on)，单点登录，在门户网站和企业应用集成中起着举足轻重的地位。

Single Carrier Frequency Domain Equalization Simulation(单载波频域均衡仿真程序)

HDOJ 1047 One of the first users of BIT s new supercomputer was Chip Diller. He extended his exploration of powers of 3 to go from 0 to 333 and he explored taking various sums of those numbers. ``This supercomputer is great, remarked Chip. ``I only wish Timothy were here to see these results. (Chip ...

Input The first line of the input contains a single integer T (1 <= T <= 20), the number of test cases. Then T cases follow. The first line of each case contains N, and the second line contains N integers giving the time for each people to cross the river. Each case is preceded by a blank line. Ther ...

BGA CHIP PLACEMENT AND ROUTING RUL

cp2101 usb to rs232 Chip 开发工具

The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around a common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and ta ...