搜索结果

找到约 888 项符合 Side-Information 的查询结果

可编程逻辑 Employing a Single-Chip Transceiver in Femtocell Base-Station Applications

Abstract: This application note discusses the development and deployment of 3G cellular femtocell base stations. The technicalchallenges for last-mile residential connectivity and adding system capacity in dense urban environments are discussed, with 3Gfemtocell base stations as a cost-effective s ...
https://www.eeworm.com/dl/kbcluoji/39952.html
下载: 192
查看: 1034

可编程逻辑 XAPP503-针对Xilinx器件的SVF和XSVF文件格式

This application note provides users with a general understanding of the SVF and XSVF fileformats as they apply to Xilinx devices. Some familiarity with IEEE STD 1149.1 (JTAG) isassumed. For information on using Serial Vector Format (SVF) and Xilinx Serial Vector Format(XSVF) files in embedded pro ...
https://www.eeworm.com/dl/kbcluoji/40051.html
下载: 68
查看: 1056

可编程逻辑 XAPP452-Spartan-3高级配置架构

This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide th ...
https://www.eeworm.com/dl/kbcluoji/40052.html
下载: 63
查看: 1033

可编程逻辑 XAPP122 - Spartan-XL FPGA的Express配置

Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication note provides information on how to perform Express configuration specifically forthe Spartan™-XL family. The Express mode signals and their associated timing are defined.The steps of Express con ...
https://www.eeworm.com/dl/kbcluoji/40057.html
下载: 135
查看: 1042

可编程逻辑 XAPP098 - Spartan FPGA低成本、高效率串行配置

This application note shows how to achieve low-cost, efficient serial configuration for Spartan FPGA designs. The approachrecommended here takes advantage of unused resources in a design, thereby reducing the cost, part count, memory size,and board space associated with the serial configuration ci ...
https://www.eeworm.com/dl/kbcluoji/40059.html
下载: 72
查看: 1094

可编程逻辑 WP401-FPGA设计的DO-254

The standard that governs the design of avioniccomponents and systems, DO-254, is one of the mostpoorly understood but widely applicable standardsin the avionic industry. While information on thegeneral aspects of the standard is easy to obtain, thedetails of exactly how to implement the standard ...
https://www.eeworm.com/dl/kbcluoji/40071.html
下载: 23
查看: 1054

可编程逻辑 Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...
https://www.eeworm.com/dl/kbcluoji/40076.html
下载: 90
查看: 1036

可编程逻辑 CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...
https://www.eeworm.com/dl/kbcluoji/40193.html
下载: 62
查看: 1042

可编程逻辑 ref sdr sdram vhdl代码

ref-sdr-sdram-vhdl代码 SDR SDRAM Controller v1.1 readme.txt This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1. The PLL is targeted at APEX(TM) devices. Please regenerate for your chosen architecture. ...
https://www.eeworm.com/dl/kbcluoji/40394.html
下载: 103
查看: 1056

可编程逻辑 SM320 PCB LAYOUT GUIDELINES

Silicon Motion, Inc. has made best efforts to ensure that the information contained in this document is accurate andreliable. However, the information is subject to change without notice. No responsibility is assumed by SiliconMotion, Inc. for the use of this information, nor for infringements of pa ...
https://www.eeworm.com/dl/kbcluoji/40414.html
下载: 60
查看: 1038