搜索结果

  As logic systems get larger and more complex, theirsupply current requirements continue to rise. Systemsrequiring 100A are fairly common. A high current powersupply to meet such requirements usually requires parallelingseveral power regulators to alleviate the thermalstress on the individ ...

  Notebook and palmtop systems need a multiplicity ofregulated voltages developed from a single battery. Smallsize, light weight, and high efficiency are mandatory forcompetitive solutions in this area. Small increases inefficiency extend battery life, making the final productmuch more usab ...

为了改变目前电网现场作业管理的变电巡检、变电检修试验、输电线路巡检检修等管理系统各自独立运行，信息不能共享，功能、效率受限，建设和维护成本高的现状，提出了采用B/S+C/S构架模式，将各现场作业管理模块和生产MIS（管理系统）集成为一体的现场作业管理系统的设计方案，做到各子系统和生产MIS软硬资源共享，做到同一 ...

　　数字控制的交流调速系统所选用的微处理器、功率器件及产生PWM波的方法是影响交流调速系统性能好坏的直接因素。在介绍了正弦脉宽调制(SPWM)技术的基础上，设计了一种以8098单片机作为控制器，以智能功率模块IPM为开关器件的变频调速系统。通过软件编程，产生正弦脉冲宽度调制波形来控制绝缘栅双极晶体管的导通和关断， ...

介绍了当前普通标记机控制系统现状及其存在缺点，给出气动标记机及相频修正PWM模式的工作原理。采用ATmega16单片机和USB转换RS232接口器件CH341T实现驱动控制系统与PC的实时通讯，标记控制系统可升级到USB接口。采用基于ATmega16的相频修正PWM替换555振荡电路产生的PWM，可直接通过软件调整PWM信号。使用达林顿三极管TIP122 ...

以AVR单片机ATmega8和USB接口器件PDIUSBD12为核心，基于标准的USB1.1协议，设计一种通用USB接口模块，以满足嵌入式系统中对USB接口的需求。对模块的硬件电路或单片机固件程序的硬件接口层稍加修改即可用于其他各种微处理器。该模块可为各种嵌入式系统增加USB接口,实现与USB主机系统通信。 Abstract:  Based on AVR ...

The TJA1042 is a high-speed CAN transceiver that provides an interface between aController Area Network (CAN) protocol controller and the physical two-wire CAN bus.The transceiver is designed for high-speed (up to 1 Mbit/s) CAN applications in theautomotive industry, providing the differential trans ...

The TJA1051 is a high-speed CAN transceiver that provides an interface between aController Area Network (CAN) protocol controller and the physical two-wire CAN bus.The transceiver is designed for high-speed (up to 1 Mbit/s) CAN applications in theautomotive industry, providing differential transmit ...

　　中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html 　　Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture 　 　The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...

XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接  The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and ...