搜索结果
找到约 73 项符合
SYNCHRONOUS 的查询结果
按分类筛选
- 全部分类
- 技术资料 (20)
- VHDL/FPGA/Verilog (10)
- 电源技术 (8)
- 可编程逻辑 (2)
- 电子书籍 (2)
- matlab例程 (2)
- DSP编程 (2)
- 行业发展研究 (2)
- 其他嵌入式/单片机内容 (2)
- 其他 (2)
- 学术论文 (1)
- 行业应用文档 (1)
- 资料/手册 (1)
- 模拟电子 (1)
- 单片机编程 (1)
- 通信网络 (1)
- 传感与控制 (1)
- 技术书籍 (1)
- 串口编程 (1)
- 其他书籍 (1)
- Delphi控件源码 (1)
- 通讯编程文档 (1)
- 压缩解压 (1)
- 文件格式 (1)
- RFID编程 (1)
- 加密解密 (1)
- 操作系统开发 (1)
- 通讯/手机编程 (1)
- 编译器/解释器 (1)
- 无线通信 (1)
- VIP专区 (1)
其他书籍 Verilog and VHDL状态机设计
Verilog and VHDL状态机设计，英文pdf格式
State machine design techniques for Verilog and VHDL
Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in
engineer. This paper will discuss a var ...
行业发展研究 Pipeline synchronization is a simple, low-cost, highbandwidth,highreliability solution to interfaces
Pipeline synchronization is a simple, low-cost, highbandwidth,highreliability solution to interfaces between synchronous and asynchronous systems, or between
synchronous systems operating from different clocks.
行业发展研究 This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs t
This paper presents several low-latency mixed-timing
FIFO (first-in–first-out) interfaces designs that interface systems
on a chip working at different speeds. The connected systems
can be either synchronous or asynchronous. The designs are then
adapted to work between systems with very long interc ...
其他 Ideal for large low power (nanoWatt) and connectivity applications that benefit from the availabilit
Ideal for large low power (nanoWatt) and connectivity applications that benefit from the availability of four serial ports: double synchronous serial ports (I&sup2 C&#8482 and SPI&#8482 ) and double asynchronous (LIN capable) serial ports. Large amounts of RAM memory for buffering and FLASH program ...
VHDL/FPGA/Verilog vhdl编写
vhdl编写，8b—10b 编解码器设计
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
...
压缩解压 The module includes three sub_module:FDivider128,generates the 1/128 frequency, MD_Counter8Zero, gen
The module includes three sub_module:FDivider128,generates the 1/128 frequency, MD_Counter8Zero, generates the flute when the posedge, MD_Counter8One,generates the flute when the negedge.The aim of the module is to generate the mended miller code to be the source of the MillerDecode.
输入的数据以 ...
文件格式 This paper presents a low-power asynchronous implementation of the 80C51 microcontroller. It was rea
This paper presents a low-power asynchronous implementation of the 80C51 microcontroller. It was realized in a 0.5 &micro m CMOS process and it shows a power advantage of a factor 4 compared to a recent synchronous implementation in the same technology. The chip is fully bit compatible with the sync ...
VHDL/FPGA/Verilog -- DESCRIPTION : Shift register -- Type : univ -- Width : 4 -- Shift direction: right/left (right
-- DESCRIPTION : Shift register
-- Type : univ
-- Width : 4
-- Shift direction: right/left (right active high)
--
-- CLK active : high
-- CLR active : high
-- CLR type : synchronous
-- SET active : high
-- SET type : synchronous
-- LOAD active : high
-- CE active : high
-- SERIAL input : SI ...
加密解密 CRC码产生器与校验器程序 Features ： Executes in one clock cycle per data word Any polynomial from 4 to 32 b
CRC码产生器与校验器程序
Features ：
Executes in one clock cycle per data word
Any polynomial from 4 to 32 bits
Any data width from 1 to 256 bits
Any initialization value
Synchronous or asynchronous reset
通讯/手机编程 In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for un
In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for uniformly quantized synchronous code division multiple access (CDMA) signals in additive white Gaussian noise (AWGN) channels.This project is mainly based on the representation of uniform quantizer by ...