搜索结果
找到约 198 项符合
SIGNALs 的查询结果
按分类筛选
- 全部分类
- 书籍 (27)
- matlab例程 (21)
- 单片机编程 (19)
- 其他书籍 (12)
- 嵌入式/单片机编程 (7)
- 通讯/手机编程 (7)
- 通讯编程文档 (7)
- VHDL/FPGA/Verilog (6)
- 技术资料 (6)
- 电源技术 (5)
- 可编程逻辑 (5)
- 单片机开发 (5)
- 其他 (5)
- VIP专区 (5)
- 软件设计/软件工程 (4)
- DSP编程 (3)
- 人工智能/神经网络 (3)
- 书籍源码 (3)
- 文章/文档 (3)
- 行业发展研究 (3)
- GPS编程 (3)
- Linux/Unix编程 (3)
- 数值算法/人工智能 (3)
- 模拟电子 (2)
- 教程资料 (2)
- 通信网络 (2)
- 接口技术 (2)
- 系统设计方案 (2)
- 数学计算 (2)
- BREW编程 (2)
- 多国语言处理 (2)
- 技术书籍 (1)
- PCB相关 (1)
- 嵌入式综合 (1)
- C/C++语言编程 (1)
- 驱动编程 (1)
- VxWorks (1)
- 汇编语言 (1)
- 技术管理 (1)
- 其他嵌入式/单片机内容 (1)
- 文件格式 (1)
- 微处理器开发 (1)
- 3G开发 (1)
- DSP工具/软件 (1)
- 学术论文 (1)
- 源码 (1)
- 手册 (1)
- 笔记 (1)
教程资料 XAPP740利用AXI互联设计高性能视频系统
This application note covers the design considerations of a system using the performance
features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The
design focuses on high system throughput through the AXI Interconnect core with F
MAX
 and
area optimizat ...
通信网络 ISM射频接收器的基带计算
Abstract: Many industrial/scientific/medical (ISM) band radio frequency (RF) receivers use an external Sallen-Key datafilter and a data slicer to generate the baseband digital output. This tutorial describes the ISM-RF Baseband Calculator,which can be used to calculate the filter capacitor values ...
通信网络 XAPP1042-利用GPIO实现以太网PHY寄存器访问
The XPS Ethernetlite peripheral does not provide any mechanism to access the Ethernet PHYregisters. These registers are used to configure auto negotiation parameters and to obtain PHYstatus. This application note provides reference systems and associated software to accessPHY registers by connecti ...
嵌入式综合 NCV7356单线CANBUS收发器数据手册
The NCV7356 is a physical layer device for a single wire data linkcapable of operating with various Carrier Sense Multiple Accesswith Collision Resolution (CSMA/CR) protocols such as the BoschController Area Network (CAN) version 2.0. This serial data linknetwork is intended for use in applications ...
C/C++语言编程 基于（英蓓特）STM32V100的串口程序
This example provides a description of how  to use the USART with hardware flowcontrol and communicate with the Hyperterminal.First, the USART2 sends the TxBuffer to the hyperterminal and still waiting fora string from the hyperterminal that you must enter which must end by '\r'character (keypa ...
可编程逻辑 XAPP122 - Spartan-XL FPGA的Express配置
Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication note provides information on how to perform Express configuration specifically forthe Spartan™-XL family. The Express mode signals and their associated timing are defined.The steps of Express con ...
可编程逻辑 XAPP953-二维列序滤波器的实现
 
This application note describes the implementation of a two-dimensional Rank Order filter. Thereference design includes the RTL VHDL implementation of an efficient sorting algorithm. Thedesign is parameterizable for input/output precision, color standards, filter kernel size,maximum horiz ...
可编程逻辑 XAPP708 -133MHz PCI-X到128MB DDR小型DIMM存储器桥
 
The Virtex-4 features, such as the programmable IDELAY and built-in FIFO support, simplifythe bridging of a high-speed, PCI-X core to large amounts of DDR-SDRAM memory. Onechallenge is meeting the PCI-X target initial latency specification. PCI-X Protocol Addendum tothe PCI Local Bus Spec ...
可编程逻辑 XAPP740利用AXI互联设计高性能视频系统
This application note covers the design considerations of a system using the performance
features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The
design focuses on high system throughput through the AXI Interconnect core with F
MAX
 and
area optimizat ...
可编程逻辑 高速电路传输线效应分析与处理
随着系统设计复杂性和集成度的大规模提高，电子系统设计师们正在从事100MHZ以上的电路设计，总线的工作频率也已经达到或者超过50MHZ，有一大部分甚至超过100MHZ。目前约80% 的设计的时钟频率超过50MHz，将近50% 以上的设计主频超过120MHz，有20%甚至超过500M。当系统工作在50MHz时，将产生传输线效应和信号的完整性问题；而 ...