搜索结果
找到约 127 项符合
Register 的查询结果
按分类筛选
- 全部分类
- 单片机编程 (21)
- 其他 (11)
- VHDL/FPGA/Verilog (10)
- Java编程 (7)
- 嵌入式/单片机编程 (5)
- 技术资料 (5)
- 文章/文档 (4)
- 微处理器开发 (4)
- 通讯编程文档 (3)
- Linux/Unix编程 (3)
- 汇编语言 (3)
- 模拟电子 (2)
- 教程资料 (2)
- 嵌入式综合 (2)
- 可编程逻辑 (2)
- 加密解密 (2)
- 其他嵌入式/单片机内容 (2)
- 单片机开发 (2)
- 邮电通讯系统 (2)
- 通讯/手机编程 (2)
- 软件设计/软件工程 (2)
- 电子书籍 (2)
- VC书籍 (2)
- DSP编程 (2)
- 学术论文 (1)
- 资料/手册 (1)
- 传感与控制 (1)
- 开发工具 (1)
- 实用工具 (1)
- uCOS (1)
- 人工智能/神经网络 (1)
- 驱动编程 (1)
- GPS编程 (1)
- Applet (1)
- 其他行业 (1)
- USB编程 (1)
- 数据库系统 (1)
- SQL Server (1)
- 嵌入式Linux (1)
- Delphi控件源码 (1)
- 技术管理 (1)
- 其他书籍 (1)
- 编译器/解释器 (1)
- Modem编程 (1)
- 行业发展研究 (1)
- 技术书籍 (1)
- 书籍 (1)
- 源码 (1)
- VIP专区 (1)
单片机编程 51单片机驱动步进电机(含电路图和C语言源程序代码)
51单片机驱动步进电机(含电路图和源程序代码）
源程序:stepper.c stepper.hex /* * STEPPER.C * sweeping stepper's rotor cw and cww 400 steps * Copyright (c) 1999 by W.Sirichote */ ＃i nclude c:\mc5151io.h /* include i/o header file */ ＃i nclude c:\mc5151reg.h register unsigned char j,flag1,temp; registe ...
教程资料 Verilog_HDL的基本语法详解（夏宇闻版）
        Verilog_HDL的基本语法详解（夏宇闻版）:Verilog HDL是一种用于数字逻辑电路设计的语言。用Verilog HDL描述的电路设计就是该电路的Verilog HDL模型。Verilog HDL既是一种行为描述的语言也是一种结构描述的语言。这也就是说，既可以用电路的功能描述也可以用元器件和它们之 ...
教程资料 XAPP719 -利用USR_ACCESS寄存器实现PowerPC高速缓存配置
The Virtex™-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC™ 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving ...
传感与控制 三菱FX系列PLC与计算机无协议通讯
本文主要通过介绍PLC通讯的意义和三菱FX系列PLC的四种通讯方式，并重点介绍FX系列PLC与计算机无协议通讯，主要从无协议通讯的硬件、配线、数据寄存器设置、PLC与计算机无协议通讯的指令用法、PLC程序编写和计算机VB程序的编写来说明无协议通讯的过程和一般方法。
My dissertation introduces the significance of PLC commu ...
嵌入式综合 CodeWarrior开发套件简明指南
The CodeWarrior Development Suite provides access and technical support to amultitude of CodeWarrior products. In this quick start guide, Section 1 explains howto register your CodeWarrior Development Suite. Section 2 explains how to activateand install one of your products. Section 3 describes wh ...
开发工具 MAXQUSBJTAGOW评估板软件
MAXQUSBJTAGOW评估板软件:关键特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1 ...
实用工具 MAXQUSBJTAGOW评估板软件
MAXQUSBJTAGOW评估板软件:关键特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1 ...
可编程逻辑 Verilog_HDL的基本语法详解（夏宇闻版）
        Verilog_HDL的基本语法详解（夏宇闻版）:Verilog HDL是一种用于数字逻辑电路设计的语言。用Verilog HDL描述的电路设计就是该电路的Verilog HDL模型。Verilog HDL既是一种行为描述的语言也是一种结构描述的语言。这也就是说，既可以用电路的功能描述也可以用元器件和它们之 ...
可编程逻辑 XAPP719 -利用USR_ACCESS寄存器实现PowerPC高速缓存配置
The Virtex™-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC™ 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving ...
uCOS 介绍几种cpuThe 8xC251SA/SB/SP/SQ improves on the MCS-51 architecture and peripheral features, introducin
介绍几种cpuThe 8xC251SA/SB/SP/SQ improves on the MCS-51 architecture and peripheral features, introducing the advanced register based CPU architecture i.e., the MCS 251 microcontroller architecture. The register based CPU supports a 40-byte register file. In addition, the 8xC251SA/SB/SP/SQ microcont ...