搜索结果
找到约 2,118 项符合
RF Design 的查询结果
按分类筛选
其他书籍 Soc Design for h.264
Soc Design for h.264
VHDL/FPGA/Verilog Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design docu
Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.
VHDL/FPGA/Verilog PROCESSOR is a design with simple microprocessor implementation.
PROCESSOR is a design with simple microprocessor implementation.
VHDL/FPGA/Verilog his design is a comparator that compares consecutive bits a0...a3 with b0...b3
his design is a comparator that compares consecutive bits a0...a3 with b0...b3
软件设计/软件工程 alu8bit.Usefull in design simple CPU(for beginner)
alu8bit.Usefull in design simple CPU(for beginner)
软件设计/软件工程 design a module (ROM)in design simple CPU
design a module (ROM)in design simple CPU
文件格式 ROM using file.suite in design a simple CPU
ROM using file.suite in design a simple CPU
行业发展研究 suite in design a simple CPU
suite in design a simple CPU
Delphi控件源码 Overview of component creation This chapter provides an overview of component design and the proces
Overview of component creation
This chapter provides an overview of component design and the process of writing
components for Delphi applications. The material here assumes that you are familiar
with Delphi and its standard components.
&#8226 Class library
&#8226 Components and classes
&#8226 Cr ...
Java编程 SOME BACKGROUND ON DESIGN PATTERNS The term “design patterns” sounds a bit formal to the uninitiate
SOME BACKGROUND ON DESIGN PATTERNS
The term “design patterns” sounds a bit formal to the uninitiated and
can be somewhat off-putting when you first encounter it. But, in fact, design
patterns are just convenient ways of reusing object-oriented code between
projects and between programmers. The ide ...