搜索结果

找到约 724 项符合 QUARTUS 的查询结果

软件工程 基于simulink的二进制运算

基于simulink的二进制运算,通过simulink建模,然后生成代码在quartus下仿真。
https://www.eeworm.com/dl/540/434992.html
下载: 132
查看: 1044

VHDL/FPGA/Verilog DE2上SD卡的读写代码

DE2上SD卡的读写代码,应用环境quartus ii
https://www.eeworm.com/dl/663/435210.html
下载: 23
查看: 1031

VHDL/FPGA/Verilog 应用于nios中的FIFO程序及连接图

应用于nios中的FIFO程序及连接图,开发环境为quartus
https://www.eeworm.com/dl/663/439735.html
下载: 117
查看: 1137

其他 电子琴

电子琴,quartus开发环境,硬件连接模型,蜂鸣器
https://www.eeworm.com/dl/534/440047.html
下载: 31
查看: 1006

VHDL/FPGA/Verilog 用matlab产生mif文件。(Altera的EDA软件

用matlab产生mif文件。(Altera的EDA软件,如maxplus,quartus等用到的初始化rom,ram等的文件格式)
https://www.eeworm.com/dl/663/442600.html
下载: 87
查看: 1032

单片机开发 Abstract七段显示器在DE2可当成Verilog的console

Abstract七段显示器在DE2可当成Verilog的console,做为16进位的输出结果。Introduction使用环境:Quartus II 7.2 SP1 + DE2(Cyclone II EP2C35F627C6)简单的使用switch当成2进位输入,并用8位数的七段显示器显示16进位的结果。
https://www.eeworm.com/dl/648/448054.html
下载: 106
查看: 1035

VHDL/FPGA/Verilog Leon on Altera Boarsds. This shows how to synthesis leon processor to altera boards through the use

Leon on Altera Boarsds. This shows how to synthesis leon processor to altera boards through the use of quartus 3.
https://www.eeworm.com/dl/663/448536.html
下载: 29
查看: 1076

VHDL/FPGA/Verilog SPI的VHDL程序

SPI的VHDL程序,经过quartus验证的,不错!
https://www.eeworm.com/dl/663/451829.html
下载: 97
查看: 1036

VHDL/FPGA/Verilog 24小时时钟设计程序

24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。
https://www.eeworm.com/dl/663/452540.html
下载: 194
查看: 1036

VHDL/FPGA/Verilog This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor

This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor and its associated memory and peripheral components ar ...
https://www.eeworm.com/dl/663/453248.html
下载: 102
查看: 1079