搜索结果
找到约 647 项符合
Output job 的查询结果
人工智能/神经网络 there is additional code code required to create a log window for output
there is additional code
code required to create a log window for output
书籍源码 在C++中open一個output file有兩種方式
在C++中open一個output file有兩種方式，一種是使用member function open( )，另外一種是使用constructor給予檔案名稱和open mode。今若欲open一個名為client.dat的output file，試分別寫出該兩種方式open此檔案的statements.(包括include header file，物件的宣告，open指令等) ...
多国语言处理 Implement a phone book system for employees of a company. Your program will output the following me
Implement a phone book system for employees of a company.
Your program will output the following menu
(1) Enter an employee and a phone pair to the system
(2) Lookup an employee s phone number
(3) Find out who is/are the person(s) of a given number
(4) How many people are currently in the system
(5) ...
单片机开发 Audio output from sound file for MCU.
Audio output from sound file for MCU.
单片机开发 msp430心电仪程序代码 ............Heart rate ............Heart rate with DAC output ............Heart rat
msp430心电仪程序代码
............\Heart rate
............\Heart rate with DAC output
............\Heart rate with EKG Demo
............\mul.s43（需要与上面三个之一配合使用）
数值算法/人工智能 Batch version of the back-propagation algorithm. ％ Given a set of corresponding input-output pairs
Batch version of the back-propagation algorithm.
％ Given a set of corresponding input-output pairs and an initial network
％ [W1,W2,critvec,iter]=batbp(NetDef,W1,W2,PHI,Y,trparms) trains the
％ network with backpropagation.
％
％ The activation functions must be either linear or tanh. The network
...
人工智能/神经网络 Produces a matrix of derivatives of network output w.r.t. ％ each network weight for use in the func
Produces a matrix of derivatives of network output w.r.t.
％ each network weight for use in the functions NNPRUNE and NNFPE.
VHDL/FPGA/Verilog verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout inpu
verilog code
4-bit carry look-ahead adder
output [3:0] s //summation
output cout //carryout
input [3:0] i1 //input1
input [3:0] i2 //input2
input c0 //前一級進位
VHDL/FPGA/Verilog verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input
verilog code
16-bit carry look-ahead adder
output [15:0] sum // 相加總和
output carryout // 進位
input [15:0] A_in // 輸入A
input [15:0] B_in // 輸入B
input carryin // 第一級進位 C0
VHDL/FPGA/Verilog verilog code array_multiplier output [7:0] product input [3:0] wire_x input [3:0] wire_y
verilog code
array_multiplier
output [7:0] product
input [3:0] wire_x
input [3:0] wire_y