搜索：OR - 虫虫下载站

教程资料  XAPP452-Spartan-3高级配置架构

This application note provides a detailed description of the Spartan&trade;-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide th ...

https://www.eeworm.com/dl/fpga/doc/32580.html

下载: 21

查看: 1059

教程资料  Virtex-6 FPGA PCB设计手册

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...

https://www.eeworm.com/dl/fpga/doc/32592.html

下载: 90

查看: 1048

教程资料  WP200-将Spartan-3 FPGA用作远程数码相机的低成本控制器

&nbsp; The introduction of Spartan-3&trade; devices has createdmultiple changes in the evolution of embedded controldesigns and pushed processing capabilities to the &ldquo;almostfreestage.&rdquo; With these new FPGAs falling under $20, involume, with over 1 million system gates, and under $5for ...

https://www.eeworm.com/dl/fpga/doc/32597.html

下载: 178

查看: 1075

教程资料  XAPP806 -决定DDR反馈时钟的最佳DCM相移

This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microproces ...

https://www.eeworm.com/dl/fpga/doc/32600.html

下载: 125

查看: 1092

教程资料  XAPP719 -利用USR_ACCESS寄存器实现PowerPC高速缓存配置

The Virtex&trade;-4 user access register (USR_ACCESS_VIRTEX4) is a 32-bit register thatprovides direct access to bitstream data by the FPGA fabric. It is useful for loadingPowerPC&trade; 405 (PPC405) processor caches and/or other data into the FPGA after the FPGAhas been configured, thus achieving ...

https://www.eeworm.com/dl/fpga/doc/32602.html

下载: 128

查看: 1045

教程资料  XAPP740利用AXI互联设计高性能视频系统

This application note covers the design considerations of a system using the performance features of the LogiCORE&trade; IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX &nbsp;and area optimizat ...

https://www.eeworm.com/dl/fpga/doc/32619.html

下载: 144

查看: 1069

教程资料  XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接

XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接&nbsp; The I/Os in Xilinx&reg; 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and ...

https://www.eeworm.com/dl/fpga/doc/32622.html

下载: 111

查看: 1149

教程资料  通信的数学理论

The fundamental problem of communication is that of reproducing at one point either exactly or approximately a message selected at another point. Frequently the messages have meaning; that is they refer to or are correlated according to some system with certain physical or conceptual entities.

https://www.eeworm.com/dl/fpga/doc/32624.html

下载: 137

查看: 1051

教程资料  CPLD库指南

Xilinx is disclosing this user guide, manual, release note, and/or specification (the &ldquo;Documentation&rdquo;) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the D ...

https://www.eeworm.com/dl/fpga/doc/32639.html

下载: 68

查看: 1043

教程资料  Virtex-5 GTP Transceiver Wizar

The LogiCORE&#8482; GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex&#8482;-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standa ...

https://www.eeworm.com/dl/fpga/doc/32709.html

下载: 191