搜索结果

This document describes the uIP TCP/IP stack. The uIP TCP/IP stack is an extremely small implementation of the TCP/IP protocol suite intended for embedded systems running low-end 8 or 16-bit microcon-trollers. The code size and RAM requirements of uIP is an order of magnitude smaller than other gene ...

IDE接口实验 Embest Teach Kit II boot success Embest 44B0X Evaluation Board(EduKit II) IDE Test Example Model Number : SUNDOM 32M Serial Number: SN20030928-V1.02C Version : Ver 2.0 Vendor ID :

The purpose of this chapter is to present a survey of recent publications concerning medical image registration techniques. These publications will be classified according to a model based on nine salient criteria, the main dichotomy of which is extrinsic versus intrinsic methods

One-channel queuing system simulator (M/M/1) * Arrival and service times are random and distributed exponetially. * * The simulator is time-slice-driven, i.e. the system model is being * run at discrete time points, with constant increments deltaT. * At each such time moment, program checks if a n ...

Robustnesstochangesinilluminationconditionsaswellas viewing perspectives is an important requirement formany computer vision applications. One of the key fac-ors in enhancing the robustness of dynamic scene analy-sis that of accurate and reliable means for shadow de-ection. Shadowdetectioniscritical ...

Our approach to understanding mobile learning begins by describing a dialectical approach to the development and presentation of a task model using the sociocognitive engineering design method. This analysis synthesises relevant theoretical approaches. We then examine two field studies which feed in ...

Lab 2 – Synthesizable MATLAB This lab exercise will explore the effects that different MATLAB coding styles have on hardware. The lab has two parts, each of which begins with a short introduction. This lab exercise is based on the simple MATLAB FIR filter model shown below:

This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a hardware module that can be implemented in silicon (FPGA or ASIC). The design is a general purpose FIR filter taken from the AccelDSP Examples directory.

This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATLAB for common MATLAB built in and toolbox functions. Each generator offers macro and micro-architecture sele ...

The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services. SEDA has three major goals: To support massive concurrency, on the order of tens of thousands of clients per node To exhibit robust performance under wide variations in load and, To simplify the ...