搜索结果
找到约 549 项符合
Memory-constrained 的查询结果
其他 AutoBoot is a generic boot loader that automatically locates, loads, and executes object files from
AutoBoot is a generic boot loader that automatically locates, loads, and
executes object files from multiple types of media. AutoBoot provides a simple,
fast, and functional means of loading an OS image while maintaining a small
Flash memory footprint. This binary release contains a stand-alone vers ...
软件设计/软件工程 SDRAM 参考设计:主要包括The following figure shows a high-level block diagram for this reference design follo
SDRAM 参考设计:主要包括The following figure shows a high-level block diagram for this reference design followed by a brief
description of each sub-section. The design consists of:
· PowerPC processor
· PLB-OPB bridge
· BlockRAM Memory Controller
· SDRAM Controller
· Two GPIO ports
· A UART Por ...
其他嵌入式/单片机内容 Application Note Abstract This Application Note introduces a complete and detailed PSoC® project
Application Note Abstract
This Application Note introduces a complete and detailed PSoC&reg project. Telephone Call Logger keeps the detailed record of
approximately 945 phone calls (7-digit number is assumed to be one phone call) including date, start time and the duration of
the phone call in the ...
其他 this is a sample about SRAM read/write transmission,it s default installation is D:RedLogicRCII_samp
this is a sample about SRAM read/write transmission,it s default installation is D:\RedLogic\RCII_samples, and the software environment is quatrusII 5.0,it is usefull for studying memory.
其他书籍 s3c2410中文数据手册
s3c2410中文数据手册,包括memory,nandflash,adc等。
其他书籍 The IA-32 Software Developer’s Manual, Volume 3: System Programming Guide (Order Number 245472), is
The IA-32 Software Developer’s Manual, Volume 3: System Programming Guide (Order
Number 245472), is part of a three-volume set that describes the architecture and programming
environment of all IA-32 Intel&reg Architecture processors.
The IA-32 Software Developer’s Manual, Volume 3, describes
the ...
VHDL/FPGA/Verilog CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re
CF VHDL
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
单片机开发 This example provides a description of how to use a DMA channel to transfer a word data buffer fro
This example provides a description of how to use a DMA channel to transfer a
word data buffer from memory (Flash) to memory (RAM).
The dedicated DMA channel is configured to transfer once a time a 32 word data buffer
stored as constant in the Flash memory to another buffer in the RAM memory.
The r ...
matlab例程 EKF-SLAM Simulator This version of the simulator uses global variables for all large objects, suc
EKF-SLAM Simulator
This version of the simulator uses global variables for
all large objects, such as the state covariance matrix.
While bad programming practice, it is a necessary evil
for MatLab efficiency, as MatLab has no facility to avoid
gratuitous memory allocation and copying when passing
( ...
Delphi控件源码 ATViewer is a component for Delphi/C++Builder, which allows to view files of various types. There is
ATViewer is a component for Delphi/C++Builder, which allows to view files of various types. There is no edit possibility, just quick view - so it s useful to implement "View file" feature in your Delphi/C++Builder application.
The following view modes are implemented:
Text, Binary, Hex, Unicode: ...