搜索结果

找到约 824 项符合 Low-level 的查询结果

GPS编程 GPS 接收程序 DEMO。 HsGpsDll Library 1.1 A GPS Control/Component for C/C++ HsGpsDll is a Windows Dyn

GPS 接收程序 DEMO。 HsGpsDll Library 1.1 A GPS Control/Component for C/C++ HsGpsDll is a Windows Dynamic Link Library which provides access to any NMEA-183 compliant GPS receiver via a serial communications port. HsGpsDll is designed for use from Visual C, Visual Basic or other languages, capable o ...
https://www.eeworm.com/dl/693/390056.html
下载: 97
查看: 1044

软件设计/软件工程 Memory Management—Algorithms and implementation in C/C++ Introduction Chapter 1 - Memory Manag

Memory Management—Algorithms and implementation in C/C++ Introduction Chapter 1 - Memory Management Mechanisms Chapter 2 - Memory Management Policies Chapter 3 - High-Level Services Chapter 4 - Manual Memory Management Chapter 5 - Automatic Memory Management Chapter 6 - Miscellaneous Topics Index ...
https://www.eeworm.com/dl/684/391471.html
下载: 86
查看: 1056

其他书籍 The combinatorial core of the OVSF code assignment problem that arises in UMTS is to assign some no

The combinatorial core of the OVSF code assignment problem that arises in UMTS is to assign some nodes of a complete binary tree of height h (the code tree) to n simultaneous connections, such that no two assigned nodes (codes) are on the same root-to-leaf path. Each connection requires a code on a ...
https://www.eeworm.com/dl/542/396313.html
下载: 194
查看: 1049

其他书籍 The Cyclone&reg III PCI development board provides a hardware platform for developing and prototypi

The Cyclone&reg III PCI development board provides a hardware platform for developing and prototyping low-power, high-performance, logic-intensive PCI-based designs. The board provides a high-density of the memory to facilitate the design and development of FPGA designs which need huge memory storag ...
https://www.eeworm.com/dl/542/397990.html
下载: 130
查看: 1040

软件设计/软件工程 this procedure is simulated document management system disk space management, Disk Management, direc

this procedure is simulated document management system disk space management, Disk Management, directory management (single-level directory) of a simulation program, as well as university computer courses on operating system design a case, we only reference
https://www.eeworm.com/dl/684/401025.html
下载: 33
查看: 1021

Internet/网络编程 Description: Microsoft?Windows?HTTP Services (WinHTTP) provides developers with a server-supported,

Description: Microsoft?Windows?HTTP Services (WinHTTP) provides developers with a server-supported, high-level interface to the HTTP/1.1 Internet protocol. WinHTTP is designed to be used primarily in server-based scenarios by server applications that communicate with HTTP servers. WinHTTP is also de ...
https://www.eeworm.com/dl/620/401816.html
下载: 116
查看: 1059

VC书籍 VC技术内幕第五版,学习VC经典书籍 The 6.0 release of Visual C++ shows Microsoft s continued focus on Internet tech

VC技术内幕第五版,学习VC经典书籍 The 6.0 release of Visual C++ shows Microsoft s continued focus on Internet technologies and COM, which are key components of the new Windows Distributed interNet Application Architecture (DNA). In addition to supporting these platform initiatives, Visual C++ 6.0 also ...
https://www.eeworm.com/dl/686/403352.html
下载: 195
查看: 1060

嵌入式/单片机编程 These are P-Channel enhancement mode silicon gate power &#64257 eld effect transistors. They are ad

These are P-Channel enhancement mode silicon gate power &#64257 eld effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a speci&#64257 ed level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applicatio ...
https://www.eeworm.com/dl/647/405665.html
下载: 153
查看: 1071

VHDL/FPGA/Verilog What is Verilog? &#10149 Verilog HDL is a Hardware Description Language (HDL) &#10149 Verilog HDL

What is Verilog? &#10149 Verilog HDL is a Hardware Description Language (HDL) &#10149 Verilog HDL allows describe designs at a high level of abstraction as well as the lower implementation levels &#10149 Primary use of HDLs is the simulation of designs &#10149 Verilog is a discrete event time simula ...
https://www.eeworm.com/dl/663/406083.html
下载: 34
查看: 1066

其他 A heap is a binary tree satisfying the following conditions: &#1048708 This tree is completely bal

A heap is a binary tree satisfying the following conditions: &#1048708 This tree is completely balanced. &#1048708 If the height of this binary tree is h, then leaves can be at level h or level h-1. &#1048708 All leaves at level h are as far to the left as possible. &#1048708 The data associated wit ...
https://www.eeworm.com/dl/534/406525.html
下载: 46
查看: 1035