搜索结果
找到约 544 项符合
Low-Density 的查询结果
嵌入式/单片机编程 This manual describes Freescale’s IEEE™ 802.15.4 Standard compliant MAC/PHY software. The Frees
This manual describes Freescale’s IEEE&#8482 802.15.4 Standard compliant MAC/PHY software. The Freescale 802.15.4 MAC/PHY software is designed for use with the Freescale MC1319x and MC1320x, family of short range, low power, 2.4 GHz Industrial, Scientific, and Medical (ISM) band transceivers, desig ...
数据结构 /* * The internal form of a hash table. * * The table is an array indexed by the hash of the k
/*
* The internal form of a hash table.
*
* The table is an array indexed by the hash of the key collisions
* are resolved by hanging a linked list of hash entries off each
* element of the array. Although this is a really simple design it
* isn t too bad given that pools have a low allocation ...
生物技术 1、提取原蛋白质相互作用网络的所有节点 2、分别计算原蛋白质相互作用网络每个节点的度 3、从所有节点中选择具有最高度的节点
1、提取原蛋白质相互作用网络的所有节点
2、分别计算原蛋白质相互作用网络每个节点的度
3、从所有节点中选择具有最高度的节点，反复的添加边，直到它的度值等于原蛋白质相互作用网络该节点的度值
4、在为节点添加边时，从剩余节点中选择节点的方法是其度分布近似服从power-low分布
5、令t的值为零，则每个节点被选到的可能 ...
matlab例程 the geometry of a diffraction grating, a common illustration in textbooks of optics, spectroscopy,
the geometry of a diffraction grating, a common
illustration in textbooks of optics, spectroscopy, and analytical chemistry.
Sliders on the figures allow real-time interactive control of the incidence angle,
grating ruling density (lines/mm), wavelength, and diffraction order.
VHDL/FPGA/Verilog 用fpga实现的DA转换器
用fpga实现的DA转换器，有说明和源码，VDHL文件。
A PLD Based Delta-Sigma DAC
Delta-Sigma modulation is the simple, yet powerful,
technique responsible for the extraordinary
performance and low cost of today s audio CD
players. The simplest Delta-Sigma DAC consists of a
Delta-Sigma modulator and a one ...
单片机开发 DESCRIPTION : BIN to seven segments converter -- segment encoding -- a -- +---+ -- f | | b --
DESCRIPTION : BIN to seven segments converter
-- segment encoding
-- a
-- +---+
-- f | | b
-- +---+ <- g
-- e | | c
-- +---+
-- d
-- Enable (EN) active : high
-- Outputs (data_out) active : low
人工智能/神经网络 ClustanGraphics聚类分析工具。提供了11种聚类算法。 Single Linkage (or Minimum Method, Nearest Neighbor) Complete Li
ClustanGraphics聚类分析工具。提供了11种聚类算法。
Single Linkage (or Minimum Method, Nearest Neighbor)
Complete Linkage (or Maximum Method, Furthest Neighbor)
Average Linkage (UPGMA)
Weighted Average Linkage (WPGMA)
Mean Proximity
Centroid (UPGMC)
Median (WPGMC)
Increase in Sum of Squares (Ward s Me ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
人工智能/神经网络 This toolbox contains re-implementations of four different multi-instance learners, i.e. Diverse Den
This toolbox contains re-implementations of four different multi-instance learners, i.e. Diverse Density, Citation-kNN, Iterated-discrim APR, and EM-DD. Ensembles of these single multi-instance learners can be built with this toolbox