搜索结果
找到约 389 项符合
Logic Gate 的查询结果
其他书籍 Although some FX1-based devices may use the FX1鈥檚 CPU to process USB data directly (Port I/O Mode),
Although some FX1-based devices may use the FX1鈥檚 CPU
to process USB data directly (Port I/O Mode), most applica-
tions use the FX1 simply as a conduit between the USB and
external data-processing logic (e.g., an ASIC or DSP, or the
IDE controller on a hard disk drive).
Java编程 本课程学习完毕后学员可以熟练掌握以下内容 ·Struts框架 讲解MVC标准实现框架Struts的基本配置及基本使用
本课程学习完毕后学员可以熟练掌握以下内容
·Struts框架
讲解MVC标准实现框架Struts的基本配置及基本使用，讲解了Struts的基本工作原理，常用标签(HTML、LOGIC、
BEAN)、各种主要Action(Action、ForwardAction、DispatchAction)、Struts验证框架、Struts国际化、Struts解
决重复提交及文件上传操作等。
·Hibernate框架
...
单片机开发 松下TFT显示屏的驱动原理
松下TFT显示屏的驱动原理，采用MST720方案，是TFT屏开发人员的必要资料。文档为POWER LOGIC
系统设计方案 full testbench design including random number generator, the tcc encoder, the tcc decoder and som
full testbench design including
random number generator, the tcc encoder, the tcc decoder
and some control logic.
驱动编程 This manual describes SAMSUNG s S3C2410A 16/32-bit RISC microprocessor. This product is designed to
This manual describes SAMSUNG s S3C2410A 16/32-bit RISC microprocessor. This product is designed to provide
hand-held devices and general applications with cost-effective, low-power, and high-performance micro-controller
solution in small die size. To reduce total system cost, the S3C2410A includes ...
USB编程 High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support. F
High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support.
For full-speed USB devices the operating frequency was low enough to allow data recovery to be handled
in a vendors VHDL code, with the ASIC vendor providing only a simple level translator to meet the U ...
VHDL/FPGA/Verilog High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support. F
High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support.
For full-speed USB devices the operating frequency was low enough to allow data recovery to be handled
in a vendors VHDL code, with the ASIC vendor providing only a simple level translator to meet the U ...
VHDL/FPGA/Verilog In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Fi
In this work an implementation of a geometric nonlinear controller for chaos synchronization in a Field Programmable Gate Array (FPGA) is presented. The Lorenz chaotic system is used to show the implementation of chaos synchronization via nonlinear controller implemented in a Xilinx FPGA Virtex-II 2 ...
VHDL/FPGA/Verilog In this paper, a new method is introduced to implement chaotic generators based on the Henon map and
In this paper, a new method is introduced to implement chaotic generators based on the Henon map and Lorenz chaotic generators given by the state equations using the Field Programmable Gate Array (FPGA). The aim of this method is to increase the frequency of the chaotic generators. The new method is ...
VHDL/FPGA/Verilog A spatiotemporal chaotic map is digitized to develop a highly paralleled PRBS generator that accommo
A spatiotemporal chaotic map is digitized to develop a highly paralleled PRBS generator that accommodates to FPGA (Field Programmable Gate Array) implementation in present paper.