搜索：Java+Design+Patterns

找到约 10,000 项符合「Java+Design+Patterns」的查询结果

结果 10,000
热门搜索： STM32 FPGA PCB设计 电路图 51单片机 嵌入式 Arduino MATLAB Verilog Python
相关度 上传时间 下载量 查看数
共 10,000 条结果
按分类筛选
显示更多分类
https://www.eeworm.com/dl/648/454113.html 单片机开发

Electronics Design Checklist C) 2003 Hank Wallace This is a checklist for electronics designers. T

Electronics Design Checklist C) 2003 Hank Wallace This is a checklist for electronics designers. The idea is for engineers and technicians to share experiences and create a detailed checklist, which the individual designer can pare down to meet his or her specific needs. There ar ...
下载 161
·
查看 1141
https://www.eeworm.com/dl/678/435145.html 系统设计方案

this document describes the design and implementation of the "one card" system in a colleage

this document describes the design and implementation of the "one card" system in a colleage
下载 35
·
查看 1143
https://www.eeworm.com/dl/656/435229.html Java书籍

Book name : Advanced ActionScript 3 with Design Patterns.chm A good reference for web development an

Book name : Advanced ActionScript 3 with Design Patterns.chm A good reference for web development and testing
下载 120
·
查看 1081
https://www.eeworm.com/dl/678/436520.html 系统设计方案

full testbench design including random number generator, the tcc encoder, the tcc decoder and som

full testbench design including random number generator, the tcc encoder, the tcc decoder and some control logic.
下载 87
·
查看 1059
https://www.eeworm.com/dl/663/491010.html VHDL/FPGA/Verilog

Altera provides a number of reference designs that show efficient solutions for common design proble

Altera provides a number of reference designs that show efficient solutions for common design problems. Altera&#174 reference designs can be used to develop new solutions and innovative products, improve your understanding of Altera product capabilities, as well as help reduce y ...
下载 128
·
查看 1147
https://www.eeworm.com/dl/663/492539.html VHDL/FPGA/Verilog

Clock based on the VHDL design language, the revised time alarm can be set up

Clock based on the VHDL design language, the revised time alarm can be set up
下载 64
·
查看 1127
https://www.eeworm.com/dl/665/489251.html matlab例程

This matlab program compares the results of different window design methods for finite impulse respo

This matlab program compares the results of different window design methods for finite impulse response filters (FIRs): the rectangular window, Blackman window, Bartlett window, Hamming window and the Hanning window.
下载 160
·
查看 1101
https://www.eeworm.com/dl/687/476947.html 其他嵌入式/单片机内容

Embedded Device Circuit Design work and it is working 89c51 - Rs232- Lcd- Rtc- key6x4 matrix

Embedded Device Circuit Design work and it is working 89c51 - Rs232- Lcd- Rtc- key6x4 matrix
下载 64
·
查看 1157
https://www.eeworm.com/dl/540/477311.html 软件工程

Example code for the control design Module of LabView and for the Control Primer text

Example code for the control design Module of LabView and for the Control Primer text
下载 168
·
查看 1092
https://www.eeworm.com/dl/663/478310.html VHDL/FPGA/Verilog

Design PC calculator controlled by PC, using FPGA .PC and FPGA are connected by USB.

Design PC calculator controlled by PC, using FPGA .PC and FPGA are connected by USB.
下载 122
·
查看 1084