搜索：Input - 虫虫下载站

Java编程  J2ME CANVAS INPUT IN CHINESE

J2ME CANVAS INPUT IN CHINESE

https://www.eeworm.com/dl/633/382732.html

下载: 117

查看: 1047

数值算法/人工智能  Batch version of the back-propagation algorithm. ％ Given a set of corresponding input-output pairs

Batch version of the back-propagation algorithm. ％ Given a set of corresponding input-output pairs and an initial network ％ [W1,W2,critvec,iter]=batbp(NetDef,W1,W2,PHI,Y,trparms) trains the ％ network with backpropagation. ％％ The activation functions must be either linear or tanh. The network ...

https://www.eeworm.com/dl/518/384083.html

下载: 163

查看: 1043

matlab例程  数值计算牛顿迭代法的matlab源程序说明如下：％fun----input,the part as the form of f(x) in the equation f(x)=0 ％ ini

数值计算牛顿迭代法的matlab源程序说明如下：％fun----input,the part as the form of f(x) in the equation f(x)=0 ％ ini----input,sets the starting point to ini ％ err----input,sets admissible error ％ sol----output,returns the root of equation

https://www.eeworm.com/dl/665/386284.html

下载: 91

查看: 1055

数学计算  数值分析高斯——列主元消去法主程序说明如下：％ a----input,matrix of coefficient ％ b----input,right vector ％ sol----o

数值分析高斯——列主元消去法主程序说明如下：％ a----input,matrix of coefficient ％ b----input,right vector ％ sol----output,returns the solution of linear equation

https://www.eeworm.com/dl/641/386288.html

下载: 29

查看: 1101

VHDL/FPGA/Verilog verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input

verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級進位 C0

https://www.eeworm.com/dl/663/388874.html

下载: 147

查看: 1126

VHDL/FPGA/Verilog verilog code array_multiplier output [7:0] product input [3:0] wire_x input [3:0] wire_y

verilog code array_multiplier output [7:0] product input [3:0] wire_x input [3:0] wire_y

https://www.eeworm.com/dl/663/388881.html

下载: 89

查看: 1053

VHDL/FPGA/Verilog verilog code radix-2 SRT divider input [7:0]Dividend input [3:0]Divisor output [4:0]Quotient

verilog code radix-2 SRT divider input [7:0]Dividend input [3:0]Divisor output [4:0]Quotient output [8:0]Remainder

https://www.eeworm.com/dl/663/388882.html

下载: 147

查看: 1085

数学计算  This program produces a Frequency Domain display from the Time Domain * data input using the Fast

This program produces a Frequency Domain display from the Time Domain * data input using the Fast Fourier Transform.

https://www.eeworm.com/dl/641/390402.html

下载: 50

查看: 1051

文章/文档  Overview Input Clock = 24Mhz Preview VGA 15fps @ 60Hz VGA 12.5fps @ 50Hz Capture VGA 15fps @ 60H

Overview Input Clock = 24Mhz Preview VGA 15fps @ 60Hz VGA 12.5fps @ 50Hz Capture VGA 15fps @ 60Hz VGA 12.5fps @ 50Hz Output Format YCbCr 4:2:2 (ITU 656) YCbCr to RGB conversion R = Y + (351*(Cr – 128)) >> 8 G = Y – (179*(Cr – 128) + 86*(Cb – 128))>>8 B = Y + (443*(Cb – 128)) >> 8 ...

https://www.eeworm.com/dl/652/391448.html

下载: 160

查看: 1040

其他  编写input()和output()函数输入

编写input()和output()函数输入，输出5个学生的数据记录，主要练习使用这两个函数

https://www.eeworm.com/dl/534/393134.html

下载: 137

查看: 1017

搜索结果

按分类筛选