搜索结果

This program uses the HF flag of a FIFO to trigger reads, guaranteeing that the FIFO is never blocked for the writer, giving high throughput for the reader (bursts of D/2 = 128) and guaranteeing that the the reader will not be stuck in the top half of the FIFO.

一种硬件描述语言（HDL），英文全称为Very High Speed Integrated Circuit Hardware Description Language ，超高速集成电路硬件描述语言。

The Radio Interface Layer is the name for an interface that was developed especially for the Pocket PC Phone Edition. It is meant to abstract the interface with a phone/modem device. To achieve this it is closely modelled after the GSM AT command interface. Unfortunately the API was not published of ...

This demonstration models a flight control for the longitudinal motion of a Grumman Aerospace F-14 Tomcat. First order linear approximations of the aircraft and actuator behavior are connected to an analog flight control design that uses the pilot s stick pitch command as the set point for the air ...

This book code procedure according to the chapter arrangement, the 1st chapter of example under "1" the table of contents, the 2nd chapter of example under "2" the table of contents, to the order analogizes. Under corresponding table of contents including Java source code document and by it correspo ...

the geometry of a diffraction grating, a common illustration in textbooks of optics, spectroscopy, and analytical chemistry. Sliders on the figures allow real-time interactive control of the incidence angle, grating ruling density (lines/mm), wavelength, and diffraction order.

JLAB is a set of Matlab functions I have written or co-written over the past fifteen years for the purpose of analyzing data. It consists of four hundred m-files spanning thirty thousand lines of code. JLAB includes functions ranging in complexity from one-line aliases to high-level algorithms for c ...

LAPACK++ (Linear Algebra PACKage in C++) is a software library for numerical linear algebra that solves systems of linear equations and eigenvalue problems on high performance computer architectures

Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C

This version of the book is a DRAFT! The chapters are mostly complete, but not carefully edited. Some of the debugging sections are not done, and not all chapters have exercises. If you have high-level comments about the organization of the book or the topics covered, please send me email at feedb ...