搜索结果

找到约 610 项符合 Hardware Evaluation 的查询结果

VHDL/FPGA/Verilog VHDL是由美国国防部为描述电子电路所开发的一种语言

VHDL是由美国国防部为描述电子电路所开发的一种语言,其全称为(Very High Speed Integrated Circuit) Hardware Description Language。 与另外一门硬件描述语言Verilog HDL相比,VHDL更善于描述高层的一些设计,包括系统级(算法、数据通路、控制)和行为级(寄存器传输级),而且VHDL具有设计重用、大型设计能力、可读性强 ...
https://www.eeworm.com/dl/663/406080.html
下载: 61
查看: 1030

VC书籍 This sample shows different ways of performing anti-aliasing - both by using only the native hardwa

This sample shows different ways of performing anti-aliasing - both by using only the native hardware AA support, and by mixing the hardware modes with additional supersampling. There are various ways in which the supersampled image can be down-sampled. The way we do the downsampling in this example ...
https://www.eeworm.com/dl/686/406720.html
下载: 109
查看: 1075

Linux/Unix编程 Freetz is a firmware-extension (modification) for the AVM Fritz!Box and devices with identical hardw

Freetz is a firmware-extension (modification) for the AVM Fritz!Box and devices with identical hardware. The original firmware from the manufacturer is extended with new functions and programs which may be selected by the user
https://www.eeworm.com/dl/619/408175.html
下载: 159
查看: 1034

Linux/Unix编程 In this article, I will explain how to create UDP packets and then send them to a remote server thro

In this article, I will explain how to create UDP packets and then send them to a remote server through the Internet using WinPCap for Windows. The code has been tested to work with Windows XP SP2 and Vista SP1 on Linksys routers, and on Toshiba modems connected directly to the Internet. Please note ...
https://www.eeworm.com/dl/619/408538.html
下载: 146
查看: 1050

Windows CE S3C2443 ERRATA.This document contains compilation of device and documentation errata, specification

S3C2443 ERRATA.This document contains compilation of device and documentation errata, specification clarifications and changes. This document is intended for Hardware system manufacturers, Application software developers and Operating system analyst
https://www.eeworm.com/dl/674/411344.html
下载: 58
查看: 1040

VHDL/FPGA/Verilog Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel conversion, bit stuffing/unstuff

Very simple USB 1.1 PHY. Includes all the goodies: serial/parallel conversion, bit stuffing/unstuffing, NRZI encoding decoding. Uses a simplified UTMI interface. Currently doesn t do any error checking in the RX section [should probably check for bit unstuffing errors]. Otherwise complete and fully ...
https://www.eeworm.com/dl/663/414312.html
下载: 110
查看: 1078

VxWorks VxWorks 6.6 BSP开发执导 This document describes, in general terms, the elements that make up a board

VxWorks 6.6 BSP开发执导 This document describes, in general terms, the elements that make up a board support package [BSP], the requirements for a VxWorks BSP, and the general behavior of a BSP during the boot process. This document outlines the steps needed to port an existing BSP to a new hardw ...
https://www.eeworm.com/dl/662/418610.html
下载: 187
查看: 1126

微处理器开发 200-MHz ARM920T Processor &#8226 16-kbyte Instruction Cache &#8226 16-kbyte Data Cache &#8226

200-MHz ARM920T Processor &#8226 16-kbyte Instruction Cache &#8226 16-kbyte Data Cache &#8226 Linux&reg , Microsoft&reg Windows&reg CE-enabled MMU &#8226 100-MHz System Bus &#8226 MaverickCrunch&#8482 Math Engine &#8226 Floating Point, Integer, and Signal Processing Instructions &#8226 Opt ...
https://www.eeworm.com/dl/655/424793.html
下载: 34
查看: 1047

Delphi控件源码 ArtFormula package contains two nonvisual Delphi component for symbolic expression parsing and evalu

ArtFormula package contains two nonvisual Delphi component for symbolic expression parsing and evaluation. Provides runtime scripting engine for automating your programs.
https://www.eeworm.com/dl/666/424795.html
下载: 54
查看: 1129

其他嵌入式/单片机内容 一个针对单片机的网络通信程序

一个针对单片机的网络通信程序,有经过裁剪的tcp/ip源代码,硬件平台由MSP430f149和CS8900构成,实现采集温度传感器的温度,以web形式显示在上位机上,应用软件是IAR Embedded Workbench Evaluation for MSP430 V4
https://www.eeworm.com/dl/687/425667.html
下载: 99
查看: 1019