搜索结果
找到约 610 项符合
Hardware Evaluation 的查询结果
C/C++语言编程 基于（英蓓特）STM32V100的串口程序
This example provides a description of how  to use the USART with hardware flowcontrol and communicate with the Hyperterminal.First, the USART2 sends the TxBuffer to the hyperterminal and still waiting fora string from the hyperterminal that you must enter which must end by '\r'character (keypa ...
可编程逻辑 远程配置Nios II处理器应用笔记
     通过以太网远程配置Nios II 处理器 应用笔记
Firmware in embedded hardware systems is frequently updated over the Ethernet. For
embedded systems that comprise a discrete microprocessor and the devices it controls, the
firmware is the software image run by the microprocessor. Wh ...
可编程逻辑 怎样使用Nios II处理器来构建多处理器系统
怎样使用Nios II处理器来构建多处理器系统
Chapter 1. Creating Multiprocessor Nios II Systems
Introduction to Nios II Multiprocessor Systems . . . . . . . . . . . . . . 1–1
Benefits of Hierarchical Multiprocessor Systems  . . . . . . . . . . . . . . . 1–2
Nios II Multiprocessor System ...
可编程逻辑 使用Nios II紧耦合存储器教程
             使用Nios II紧耦合存储器教程
Chapter 1. Using Tightly Coupled Memory with the Nios II Processor
Reasons for Using Tightly Coupled Memory  . . . . . . . . . . . . . . . . . . . . . . . 1–1
Tradeoffs  . . . . . . . ...
可编程逻辑 Nios II软件开发人员手册中的缓存和紧耦合存储器部分
        Nios II 软件开发人员手册中的缓存和紧耦合存储器部分
Nios® II embedded processor cores can contain instruction and data caches. This
chapter discusses cache-related issues that you need to consider to guarantee that
your program executes correctly on the ...
可编程逻辑 Nios II定制指令用户指南
     Nios II定制指令用户指南：With the Altera Nios II embedded processor, you as the system designer can accelerate time-critical software algorithms by adding custom instructions to the Nios II processor instruction set. Using custom
instructions, you can reduce a complex sequen ...
可编程逻辑 Nios II 系列处理器配置选项
    Nios II 系列处理器配置选项:This chapter describes the Nios® II Processor parameter editor in Qsys and SOPC Builder. The Nios II Processor parameter editor allows you to specify the processor features for a particular Nios II hardware system. This chapter covers the features of ...
可编程逻辑 Virtex-6 FPGA PCB设计手册
Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in ...
可编程逻辑 XAPP740利用AXI互联设计高性能视频系统
This application note covers the design considerations of a system using the performance
features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The
design focuses on high system throughput through the AXI Interconnect core with F
MAX
 and
area optimizat ...
可编程逻辑 xilinx Zynq-7000 EPP产品简介
The Xilinx Zynq-7000 Extensible Processing Platform (EPP) redefines the possibilities for embedded systems, giving system and software architects and developers a flexible platform to launch their new solutions and traditional ASIC and ASSP users an alternative that aligns with today’s progr ...