搜索结果
找到约 610 项符合
Hardware Evaluation 的查询结果
其他书籍 Computer.Organization.and.Design.The.Hardware.Software.Interface.3rd.Ed.2004.Solutions 一本好的计算机体系结构的
Computer.Organization.and.Design.The.Hardware.Software.Interface.3rd.Ed.2004.Solutions
一本好的计算机体系结构的书，市场价500多
其他书籍 Computer.Organization.and.Design.The.Hardware.Software.Interface.3rd.Ed.2004 计算机体系结构的好书
Computer.Organization.and.Design.The.Hardware.Software.Interface.3rd.Ed.2004
计算机体系结构的好书，david patterson编写 市场价500多
其他书籍 This User’s Manual is intended for experienced users and integrators with hardware knowledge of per
This User’s Manual is intended for experienced users and integrators with
hardware knowledge of personal computers. If you are not sure about any
description in this User’s Manual, please consult your vendor before further
handling.
VHDL/FPGA/Verilog Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design docu
Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.
VHDL/FPGA/Verilog This application note explains the process of eveloping and debugging a hardware abstraction layer
This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios&#174 II system. The various software development stages are illustrated using the Altera_Avalon_UART as ...
VHDL/FPGA/Verilog Altera® provides various tools for development of hardware and software for embedded systems. T
Altera&#174 provides various tools for development of hardware and software for embedded systems. This handbook complements the primary documentation for these tools by describing how to most effectively use the tools. It recommends design styles and practices for developing, debugging, and optimiz ...
行业发展研究 Regarding the hardware implementations of different algorithms
Regarding the hardware implementations of different algorithms
VHDL/FPGA/Verilog This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM.
This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM.
The core acts as a slave WISHBONE device.
The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an u ...
嵌入式/单片机编程 TMS320VC5503 Hardware Designer’s Resource Guide
TMS320VC5503 Hardware Designer’s Resource Guide
微处理器开发 TMS320C2x Evaluation Module
TMS320C2x Evaluation Module