搜索结果
找到约 103 项符合
EDGE 的查询结果
按分类筛选
- 全部分类
- 技术资料 (10)
- 其他 (9)
- 书籍 (9)
- matlab例程 (7)
- 其他书籍 (6)
- 数学计算 (6)
- 文章/文档 (4)
- 电子书籍 (4)
- VHDL/FPGA/Verilog (3)
- 汇编语言 (3)
- 数据结构 (3)
- 教程资料 (2)
- 无线通信 (2)
- C/C++语言编程 (2)
- 可编程逻辑 (2)
- 单片机开发 (2)
- 数值算法/人工智能 (2)
- 通讯/手机编程 (2)
- Java编程 (2)
- 编译器/解释器 (2)
- 资料/手册 (1)
- 模拟电子 (1)
- PCB相关 (1)
- 通信网络 (1)
- J2ME (1)
- 书籍源码 (1)
- 嵌入式Linux (1)
- Applet (1)
- 游戏 (1)
- 微处理器开发 (1)
- 行业发展研究 (1)
- 人工智能/神经网络 (1)
- DSP编程 (1)
- 系统设计方案 (1)
- 压缩解压 (1)
- Modem编程 (1)
- 软件工程 (1)
- 软件设计/软件工程 (1)
- 文件格式 (1)
- 论文 (1)
- 电路图 (1)
教程资料 an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysi
1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis\r\n2. fpga implemention of a median filter\r\n3. fpga implementation of digital filters\r\n4.hardware acceleration of edge detection algorithm on fpgas
模拟电子 寄生电容在升压变压器中的设计应用
One of the most critical components in a step-up design like Figure 1 is the transformer. Transformers have parasitic components that can cause them to deviate from their ideal characteristics, and the parasitic capacitance associated with the secondary can cause large resonating current spikes on ...
PCB相关 pci e PCB设计规范
This document provides practical, common guidelines for incorporating PCI Express interconnect
layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10-
layer or more server baseboard designs. Guidelines and constraints in this document are intended
for use on b ...
教程资料 Xilinx UltraScale：新一代架构满足您的新一代架构需求（EN）
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html
Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture
The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
通信网络 EDGE信道分配原则
Contents
1 Introduction 1
2 Glosary 1
2.1 Concepts 1
2.2 Abbreviations and acronyms 4
3 Capabilities 6
4 Technical Description 6
4.1 General 6
4.2 Service oriented Allocation of Resources on the Abis
interface (SARA) 8
4.3 Configuration of dedicated PDCHs ...
无线通信 UHF读写器设计中的FM0解码技术
 
 针对UHF读写器设计中，在符合EPC Gen2标准的情况下，对标签返回的高速数据进行正确解码以达到正确读取标签的要求，提出了一种新的在ARM平台下采用边沿捕获统计定时器数判断数据的方法，并对FM0编码进行解码。与传统的使用定时器定时采样高低电平的FM0解码方法相比，该解码方法可以减少定时器定时误差累积的影 ...
C/C++语言编程 基于（英蓓特）STM32V100的串口程序
This example provides a description of how  to use the USART with hardware flowcontrol and communicate with the Hyperterminal.First, the USART2 sends the TxBuffer to the hyperterminal and still waiting fora string from the hyperterminal that you must enter which must end by '\r'character (keypa ...
C/C++语言编程 基于（英蓓特）STM32V100的看门狗程序
This example shows how to update at regulate period the WWDG counter using theEarly Wakeup interrupt (EWI).
The WWDG timeout is set to 262ms, refresh window set to 41h and the EWI isenabled. When the WWDG counter reaches 40h the EWI is generated and in the WWDGISR the counter is refreshed to prevent ...
可编程逻辑 Xilinx UltraScale：新一代架构满足您的新一代架构需求（EN）
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html
Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture
The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
可编程逻辑 pci e PCB设计规范
This document provides practical, common guidelines for incorporating PCI Express interconnect
layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10-
layer or more server baseboard designs. Guidelines and constraints in this document are intended
for use on b ...