搜索：DeSign - 虫虫下载站

matlab例程  this is file used for design of three phase current controller

this is file used for design of three phase current controller

https://www.eeworm.com/dl/665/412305.html

下载: 179

查看: 1076

Java书籍  Data Structures and Algorithms with Object-Oriented Design Patterns in Java Bruno R. Preiss B.A.S

Data Structures and Algorithms with Object-Oriented Design Patterns in Java Bruno R. Preiss B.A.Sc., M.A.Sc., Ph.D., P.Eng. Associate Professor Department of Electrical and Computer Engineering University of Waterloo, Waterloo, Canada

https://www.eeworm.com/dl/656/412420.html

下载: 26

查看: 1078

通讯/手机编程  In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for un

In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for uniformly quantized synchronous code division multiple access (CDMA) signals in additive white Gaussian noise (AWGN) channels.This project is mainly based on the representation of uniform quantizer by ...

https://www.eeworm.com/dl/527/413138.html

下载: 86

查看: 1071

VHDL/FPGA/Verilog a divider design based on verilog language

a divider design based on verilog language

https://www.eeworm.com/dl/663/413318.html

下载: 108

查看: 1036

微处理器开发  handshake checker and it is used in the design of USB or other material ,it is a simple one on the a

handshake checker and it is used in the design of USB or other material ,it is a simple one on the acadimic level

https://www.eeworm.com/dl/655/413322.html

下载: 21

查看: 1070

其他书籍  Digital design book for FPGA

Digital design book for FPGA

https://www.eeworm.com/dl/542/414224.html

下载: 139

查看: 1020

系统设计方案  Clock for any purpose of use by any design

Clock for any purpose of use by any design

https://www.eeworm.com/dl/678/414285.html

下载: 42

查看: 1044

VHDL/FPGA/Verilog Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we nee ...

https://www.eeworm.com/dl/663/414311.html

下载: 85

查看: 1088

单片机开发  TCP/IP , design by msp430 , very good

TCP/IP , design by msp430 , very good

https://www.eeworm.com/dl/648/414339.html

下载: 30

查看: 1088

其他书籍  Practical design techniques for sensor signal condition

Practical design techniques for sensor signal condition

https://www.eeworm.com/dl/542/414876.html

下载: 28

查看: 1040

搜索结果

按分类筛选