搜索结果
找到约 114 项符合
Cutting-edge 的查询结果
单片机开发 富士通单片机MB902420系列 extINT Project: All external Interrupt-Pins INT0 .. INT7 will be enabled. A fall
富士通单片机MB902420系列
extINT Project:
All external Interrupt-Pins INT0 .. INT7 will be enabled.
A falling edge on INTx will toggle PDR4_P4x
in order to toggle the LEDx of the Flash-CAN-100P Board
e.g. falling edge on INT3 will result in LED D3 will toggleP47..P40 (UserLEDs of FlashCan100P)
and ...
VHDL/FPGA/Verilog vhdl编写
vhdl编写，8b—10b 编解码器设计
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
...
数值算法/人工智能 sfrmat is a Matlab function that provides a spatial frequency response* (SFR) from a digital image f
sfrmat is a Matlab function that provides a spatial frequency response* (SFR) from a digital image file containing a slanted-edge feature. The specific edge-gradient algorithm follows the intent of the standard ISO 12233, developed by Technical Committee ISI/TC 42, for resolution measurements for el ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift ...
微处理器开发 ST32 基于（英蓓特）STM32V100的EXTI程序 This example shows how to configure an external interrupt line. In t
ST32
基于（英蓓特）STM32V100的EXTI程序
This example shows how to configure an external interrupt line.
In this example, the EXTI line 9 is configured to generate an interrupt on each
falling edge. In the interrupt routine a led connected to PC.06 is toggled.
This led will be toggled due to the softa ...
汇编语言 selects the mux channel and configures the MAX197 for second write pulse, written with ACQMOD = 0,
selects the mux channel and configures the MAX197 for
second write pulse, written with ACQMOD = 0, termi-
either unipolar or bipolar input range. A write pulse (WR
nates acquisition and starts conversion on WR°Os risin
+ CS) can either start an acquisition interval or initiate a
edge (Figure 6). Ho ...
汇编语言 selects the mux channel and configures the MAX197 for second write pulse, written with ACQMOD = 0,
selects the mux channel and configures the MAX197 for
second write pulse, written with ACQMOD = 0, termi-
either unipolar or bipolar input range. A write pulse (WR
nates acquisition and starts conversion on WR°Os risin
+ CS) can either start an acquisition interval or initiate a
edge (Figure 6). Ho ...
汇编语言 selects the mux channel and configures the MAX197 for second write pulse, written with ACQMOD = 0,
selects the mux channel and configures the MAX197 for
second write pulse, written with ACQMOD = 0, termi-
either unipolar or bipolar input range. A write pulse (WR
nates acquisition and starts conversion on WR°Os risin
is restarted.
The ACQMOD bit in the input control byte offer+ CS) can either sta ...
matlab例程 97 law to enhance the classic procedure Ridge wavelet extraction Modulus maximum for the wavelet
97 law to enhance the classic procedure
Ridge wavelet extraction
Modulus maximum for the wavelet edge detection
Small spectral analysis method mallat classic procedure