搜索结果
找到约 387 项符合
Common Lisp 的查询结果
加密解密 RSA公钥加密算法基于大整数因式分解困难这样的事实。 选择两个素数
RSA公钥加密算法基于大整数因式分解困难这样的事实。
选择两个素数,p,q。(一般p,q选择很大的数)
然后计算 z=p*q f=(p-1)(q-1) 选择一个n,使gcd(n,f)=1(gcd代表greatest common divider,一般n也选择一个素数), n和z就作为公钥。
选择一个s,0<s<f,满足n*s % f=1,s就作为私钥。 ...
Linux/Unix编程 IEEE1394Diag is a GUI application that presents a graphical view of an IEEE1394 network and provides
IEEE1394Diag is a GUI application that presents a graphical view of an IEEE1394 network and provides the ability to perform common 1394 operations such as async reads, writes, isoc listens and talks, as well as configuration rom browsing of all nodes pres
Java书籍 作者:林信良(网络化名良葛格) 学历:台湾大学电机工程学系 经历:SUN教育训练中心讲师 著作:《JAVA 学习笔记》、《Spring 技术手册》
作者:林信良(网络化名良葛格)
学历:台湾大学电机工程学系
经历:SUN教育训练中心讲师
著作:《JAVA 学习笔记》、《Spring 技术手册》,为SUN官方教材主要编写成员之一
博客: http://blog.csdn.net/caterpillar_here
本书详细信息:
http://www.china-pub.com/computers/common/info.asp?id=31664 ...
VC书籍 This note describes some key aspects of what C++ is and of how C++ has developed over the years. The
This note describes some key aspects of what C++ is and of how C++ has developed over the years. The spective is that of an experienced C++ user looking at C++ as a practical tool. No attempts are made to compare C++ to other languages, though I have
tried to answer some questions that I have often ...
其他书籍 Verilog and VHDL状态机设计
Verilog and VHDL状态机设计,英文pdf格式
State machine design techniques for Verilog and VHDL
Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in
engineer. This paper will discuss a var ...
Java编程 Struts新闻管理系统 1.本程序为学习struts的朋友提供一个例子。 2.本程序部分实现AJAX功能
Struts新闻管理系统
1.本程序为学习struts的朋友提供一个例子。
2.本程序部分实现AJAX功能,采用DWR框架。
3.程序运行环境为MYECLIPSE 5.0 + TOMACT 5.5 + ORACLE 9i
4.配置说明:将lib目录下的commons-pool-1.2.jar,commons-dbcp-1.2.jar,ojdbc14.jar复制到TOMACT目录下的COMMON下的LIB目录中。
5.需要修改cn.lingqi ...
其他 参考算法导论写的LCS算法
参考算法导论写的LCS算法,仿照STL的泛型风格,适用于多种STL容器中的各种类型数据构成的序列的最大公共子序列(Longest Common Subsequence)问题求解。
其他嵌入式/单片机内容 This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over
This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATLAB for common MATLAB built in and toolbox functions. Each generator offers macro and micro-architecture sele ...
VC书籍 This tutorial attempts to get you started developing with the Win32 API as quickly and clearly as po
This tutorial attempts to get you started developing with the Win32 API as quickly and clearly as possible. It is meant to be read as a whole, so please read it from beginning to end before asking questions... most of them will probably be answered. Each section builds on the sections before it. I h ...
VC书籍 The soft-engineer ralated data is ready for your study,for the stylist ,for some people having the c
The soft-engineer ralated data is ready for your study,for the stylist ,for some people having the common goal.