搜索结果
找到约 518 项符合
Chip 的查询结果
按分类筛选
- 全部分类
- 单片机编程 (80)
- 技术资料 (61)
- 单片机开发 (57)
- 微处理器开发 (24)
- 其他书籍 (24)
- 嵌入式/单片机编程 (18)
- 其他嵌入式/单片机内容 (15)
- 学术论文 (14)
- 系统设计方案 (12)
- 行业发展研究 (12)
- 其他 (12)
- VHDL/FPGA/Verilog (10)
- 电子书籍 (9)
- VIP专区 (9)
- 可编程逻辑 (8)
- DSP编程 (8)
- 软件设计/软件工程 (8)
- 汇编语言 (8)
- 通讯编程文档 (8)
- 书籍 (8)
- USB编程 (7)
- 嵌入式Linux (7)
- 文件格式 (7)
- 电源技术 (6)
- 驱动编程 (6)
- Linux/Unix编程 (6)
- 嵌入式综合 (5)
- 文章/文档 (5)
- 教程资料 (4)
- ARM (4)
- 模拟电子 (3)
- 接口技术 (3)
- 网络 (3)
- Windows CE (3)
- 电路图 (3)
- 技术书籍 (2)
- 资料/手册 (2)
- PCB相关 (2)
- RFID编程 (2)
- 其他行业 (2)
- VC书籍 (2)
- 家庭/个人应用 (2)
- 手册 (2)
- 软件 (2)
- 经验分享 (1)
- 多媒体处理 (1)
- 加密解密 (1)
- 通信网络 (1)
- 传感与控制 (1)
- 无线通信 (1)
- 工控技术 (1)
- uCOS (1)
- matlab例程 (1)
- 数据结构 (1)
- 中间件编程 (1)
- GPS编程 (1)
- 数学计算 (1)
- Internet/网络编程 (1)
- FlashMX/Flex源码 (1)
- Delphi控件源码 (1)
- 其他数据库 (1)
- 通讯/手机编程 (1)
- PCB图/BOM单/原理图 (1)
- DSP工具/软件 (1)
- 开发板 (1)
- 源码 (1)
- 论文 (1)
行业发展研究 20世纪90年代中期
20世纪90年代中期，因使用ASIC实现芯片组受到启发，萌生应该将完整计算机所有不同的功能块一
次直接集成于一颗硅片上的想法。这种芯片，初始起名叫System on a Chip(SoC)，直译的中文名是
系统级芯片
行业发展研究 This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs t
This paper presents several low-latency mixed-timing
FIFO (first-in–first-out) interfaces designs that interface systems
on a chip working at different speeds. The connected systems
can be either synchronous or asynchronous. The designs are then
adapted to work between systems with very long interc ...
嵌入式/单片机编程 This design package includes reference materials for creating a USB - PS/2 combination mouse that a
This design package includes reference materials for creating a
USB - PS/2 combination mouse that auto-detects the interface and
configures itself to operate on the appropriate bus.
Documentation
docs - Designing a low cost CY7C63723 combination mouse.pdf - application note for this design
- sch ...
其他 Avalon Interface Specification,The Avalon interface specification is designed to accommodate periphe
Avalon Interface Specification,The Avalon interface specification is designed to accommodate peripheral development for the system-on-a-programmable-chip (SOPC) environment. The specification provides peripheral designers with a basis for describing the address-based read/write interface found on ma ...
VHDL/FPGA/Verilog 一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard mem
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench
中间件编程 x5045是一个带串行E2PROM的CPU监控芯片
x5045是一个带串行E2PROM的CPU监控芯片，本程序采用标准的C51程序编写。- X5045 is a belt serial E2PROM CPU monitoring chip, this procedure uses the standard the C51 programming
其他 x5045是一个带串行E2PROM的CPU监控芯片
x5045是一个带串行E2PROM的CPU监控芯片，本程序采用标准的C51程序编写。- X5045 is a belt serial E2PROM CPU monitoring chip, this procedure uses the standard the C51 programming
汇编语言 x5045是一个带串行E2PROM的CPU监控芯片
x5045是一个带串行E2PROM的CPU监控芯片，本程序采用标准的C51程序编写。- X5045 is a belt serial E2PROM CPU monitoring chip, this procedure uses the standard the C51 programming
Windows CE The Original USB 2.0 specification released on April 27, 2000 Errata to the USB 2.0 specification
The Original USB 2.0 specification released on April 27, 2000
Errata to the USB 2.0 specification as of December 7, 2000
Mini-B connector Engineering Change Notice to the USB 2.0 specification.
Pull-up/pull-down Resistors Engineering Change Notice to the USB 2.0 specification.
Errata to the USB ...
汇编语言 This program demonstrates operation of ADC0 in polled mode. The ADC0 is // configured to use writes
This program demonstrates operation of ADC0 in polled mode. The ADC0 is
// configured to use writes to AD0BUSY as its start of conversion source and
// to measure the output of the on-chip temperature sensor. The temperature
// sensor output is converted to degrees Celsius and is transmitted out UAR ...