搜索结果

PCI接口芯片ch365的官方资料。全中文的。非常全面

VHDL硬件描述语言与数字逻辑电路设计——学习FPGA/CPLD时可参考

PCI specification。想学习PCI编程一定看看这个，是英文的。

本课程设计主要解决用CPLD芯片编程，实现基本模型机中的CPU功能。为方便地址显示灯观测，地址寄存器仍用试验装置上的电路单元，微程序控制器也用实验板上的单元电路提供，CPU的其余各个模块全部写入CPLD中。

用最少的CPLD资源,用Verilog在QuartusII7.1上实现的1280分频.

<系统时序基础理论.doc>,9页 虽然简短,但从其文其图及其公式可以看出,是CPLD/FPGA设计的必修课.

以单片机为控制核心 ,用可编程逻辑控制芯片 CPLD ,产生双32位的计数器和相位差检测器 ,进行等精度的 频率、相位差测量. 计数器的计数时间宽度和显示方式由键盘设定. 单片机读入计数值 ,进行浮点运算 ,测量结 果显示于液晶屏上 ...

The PCI Local bus concept was developed to break the PC data I/O bottleneck and clearly opens the door to increasing system speed and expansion capabilities. The PCI Local bus moves high speed peripherals from the I/O bus and places them closer to the system’s processor bus, providing faster data t ...

The PCI Local bus concept was developed to break the PC data I/O bottleneck and clearly opens the door to increasing system speed and expansion capabilities. The PCI Local bus moves high speed peripherals from the I/O bus and places them closer to the system’s processor bus, providing faster data t ...

The PCI Local bus concept was developed to break the PC data I/O bottleneck and clearly opens the door to increasing system speed and expansion capabilities. The PCI Local bus moves high speed peripherals from the I/O bus and places them closer to the system’s processor bus, providing faster data t ...