搜索结果
找到约 329 项符合
CLock 的查询结果
按分类筛选
- 全部分类
- 单片机开发 (43)
- VHDL/FPGA/Verilog (27)
- 单片机编程 (26)
- 技术资料 (25)
- 其他 (24)
- 汇编语言 (22)
- 微处理器开发 (12)
- Java编程 (10)
- 嵌入式/单片机编程 (10)
- 其他嵌入式/单片机内容 (8)
- Linux/Unix编程 (8)
- 可编程逻辑 (7)
- 系统设计方案 (7)
- 模拟电子 (6)
- 操作系统开发 (5)
- 教程资料 (4)
- 文章/文档 (4)
- 数据结构 (3)
- 通讯/手机编程 (3)
- VC书籍 (3)
- 网络 (3)
- JavaScript (3)
- 电子书籍 (3)
- 其他书籍 (3)
- VIP专区 (3)
- 资料/手册 (2)
- PCB相关 (2)
- ARM (2)
- C/C++语言编程 (2)
- 测试测量 (2)
- Applet (2)
- 串口编程 (2)
- uCOS (2)
- 书籍源码 (2)
- 嵌入式Linux (2)
- 驱动编程 (2)
- 压缩解压 (2)
- 软件设计/软件工程 (2)
- 行业发展研究 (2)
- J2ME (2)
- 技术管理 (2)
- 书籍 (2)
- 技术书籍 (1)
- 学术论文 (1)
- 经验分享 (1)
- 电源技术 (1)
- 通信网络 (1)
- 嵌入式综合 (1)
- Delphi控件源码 (1)
- 软件工程 (1)
- 磁盘编程 (1)
- 邮电通讯系统 (1)
- RFID编程 (1)
- 加密解密 (1)
- 编译器/解释器 (1)
- GPS编程 (1)
- Symbian (1)
- DSP编程 (1)
- Internet/网络编程 (1)
- Windows Mobile (1)
- 通讯编程文档 (1)
- 接口技术 (1)
- VHDL/Verilog/EDA源码 (1)
- 笔记 (1)
- 手册 (1)
微处理器开发 clock on micro attyny2313 and pcf8583, and alarm
clock on micro attyny2313 and pcf8583, and alarm
压缩解压 clock QT编程的例子 如果需要还有很多.邮箱联系
clock QT编程的例子 如果需要还有很多.邮箱联系
汇编语言 clock program for all people use thanks!
clock program for all people use
thanks!
单片机开发 FM1702的例子程序 Chip type : ATmega16L Program type : Application Clock frequency : 7.372800 MHz Memo
FM1702的例子程序
Chip type : ATmega16L
Program type : Application
Clock frequency : 7.372800 MHz
Memory model : Small
External SRAM size : 0
Data Stack size : 256
其他 A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
VHDL/FPGA/Verilog Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.
Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.
加密解密 CRC码产生器与校验器程序 Features : Executes in one clock cycle per data word Any polynomial from 4 to 32 b
CRC码产生器与校验器程序
Features :
Executes in one clock cycle per data word
Any polynomial from 4 to 32 bits
Any data width from 1 to 256 bits
Any initialization value
Synchronous or asynchronous reset
VHDL/FPGA/Verilog just division the clock into 2
just division the clock into 2
压缩解压 using event and delegate to perfoem clock
using event and delegate to perfoem clock
操作系统开发 操作系统中改进型clock页面置换算法的演示算法
操作系统中改进型clock页面置换算法的演示算法