搜索结果

找到约 329 项符合 CLock 的查询结果
相关度 上传时间 下载量 查看数
共 329 条结果

按分类筛选

显示更多分类

其他 The first task at hand is to set up the endpoints appropriately for this example. The following code

The first task at hand is to set up the endpoints appropriately for this example. The following code switches the CPU clock speed to 48 MHz (since at power-on default it is 12 MHz), and sets up EP2 as a Bulk OUT endpoint, 4x buffered of size 512, and EP6 as a Bulk IN endpoint, also 4x buffered of si ...
https://www.eeworm.com/dl/534/268809.html
下载: 139
查看: 1043

单片机开发 在主机上编译后

在主机上编译后，上传CLOCK，重起开发板。 在主机上编译后，上传CLOCK，重起开发板。
https://www.eeworm.com/dl/648/273604.html
下载: 58
查看: 1019

单片机开发 在主机上编译后

在主机上编译后，上传INT，重起开发板。 在主机上编译后，上传CLOCK，重起开发板。
https://www.eeworm.com/dl/648/273610.html
下载: 184
查看: 1020

磁盘编程 小而全的软盘镜像文件

小而全的软盘镜像文件，原创！fbdisk-坏道屏蔽；clock-时钟显示；支持DOS下USB，快速分区；杀进程killer.exe gdisk-最好的分区工具，方法见fd.txt。
https://www.eeworm.com/dl/629/283929.html
下载: 88
查看: 1026

邮电通讯系统 This example describes how to use the ADC and DMA to transfer continuously converted data from ADC

This example describes how to use the ADC and DMA to transfer continuously converted data from ADC to a data buffer. The ADC is configured to converts continuously ADC channel14. Each time an end of conversion occurs the DMA transfers, in circular mode, the converted data from ADC1 DR register to t ...
https://www.eeworm.com/dl/690/287771.html
下载: 194
查看: 1067

单片机开发 NRF905驱动代码 // The content of this struct is nRF905 s initialize data. // CH_NO=1 433MHZ Normal O

NRF905驱动代码 // The content of this struct is nRF905 s initialize data. // CH_NO=1 433MHZ Normal Opration,No Retrans RX,TX Address is 4 Bytes // RX TX Payload Width is 32 Bytes Disable Extern Clock Fosc=16MHZ // 8 Bits CRC And enable
https://www.eeworm.com/dl/648/288827.html
下载: 79
查看: 1049

VHDL/FPGA/Verilog vhdl编写

vhdl编写，8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output ...
https://www.eeworm.com/dl/663/292193.html
下载: 156
查看: 1052

VHDL/FPGA/Verilog 16位cpu设计VHDL源码

16位cpu设计VHDL源码，其中包括alu，clock，memory等部分的设计
https://www.eeworm.com/dl/663/314805.html
下载: 151
查看: 1138

其他 This assignment requires you to complete the dynamic drawing components of the Date/Time Control Pan

This assignment requires you to complete the dynamic drawing components of the Date/Time Control Panel from the previous two programming assignments. In particular, you will be moving the map found in the "Time Zone" tab when the time zone changes and will be drawing a clock face corresponding to th ...
https://www.eeworm.com/dl/534/315867.html
下载: 92
查看: 1047

其他书籍 s3c2410平台的开发详解 包括 开发环境 linux的 还有 gdb的 还有基础实验 包括LED I/O, linux, memory , flash , uart , 中断,timer ,mmu

s3c2410平台的开发详解 包括 开发环境 linux的 还有 gdb的 还有基础实验 包括LED I/O, linux, memory , flash , uart , 中断,timer ,mmu, clock还有bootloader vivi等 初学者的 宝典 强烈推荐
https://www.eeworm.com/dl/542/316147.html
下载: 58
查看: 1042