搜索结果
找到约 3,750 项符合
CLUE-S 的查询结果
其他书籍 The IA-32 Software Developer’s Manual, Volume 3: System Programming Guide (Order Number 245472), is
The IA-32 Software Developer’s Manual, Volume 3: System Programming Guide (Order
Number 245472), is part of a three-volume set that describes the architecture and programming
environment of all IA-32 Intel&reg Architecture processors.
The IA-32 Software Developer’s Manual, Volume 3, describes
the ...
嵌入式Linux 基于PXA270-S linux的FPGA实现。 向LED_CONTROL写入n即得到n*0.1S的延时
基于PXA270-S linux的FPGA实现。
向LED_CONTROL写入n即得到n*0.1S的延时,LED闪烁的快慢程度发生变化。
嵌入式/单片机编程 Back in 2002, the 6502 disappeared out of all catalogues. Wanted to know, if it s possible to buil
Back in 2002, the 6502 disappeared out of all catalogues.
Wanted to know, if it s possible to build a binary compatible CPU with the things I had in the drawer:
74LS parts, 27C512 EPROMs and a fast static RAM from an old 80386 motherboard.
Now here the results.
Note, that the Bus timing is diff ...
通讯/手机编程 modbus 源码 modbus s yuanma
modbus 源码 modbus s yuanma
3G开发 D-S.Kim, Y.S.Lee, W.H.Kwon, and H.S.Park, "Maximum Allowable Delay Bounds in Networked Control Syste
D-S.Kim, Y.S.Lee, W.H.Kwon, and H.S.Park, "Maximum Allowable Delay Bounds in Networked Control Systems", Control Engineering Practice (Elsvier Science) (Simulation Example - Matlab Code), PP.1301-1313, Vol.11, Issue 11, December, 2003
matlab例程 H.S.Park, D-S.Kim, and W.H.Kwon "A Scheduling Method for Network-based Control Systems", IEEE Transa
H.S.Park, D-S.Kim, and W.H.Kwon "A Scheduling Method for Network-based Control Systems", IEEE Transaction on Control System Technology, Vol.10, No.3, pp. 318-330, May, 2002 (Simulation Example 1- Matlab Code)
网络 Please unzip the file and make it under linux. It s function is just like tcpdump in linux.
Please unzip the file and make it under linux. It s function is just like tcpdump in linux.
Java编程 采用基于B/S结构进行开发学生管理信息系统,本系统采用Servlet+Jsp+JavaBean+MySQL 的设计方式
采用基于B/S结构进行开发学生管理信息系统,本系统采用Servlet+Jsp+JavaBean+MySQL 的设计方式
系统设计方案 This paper presents the key circuits of a 1MHz bandwidth, 750kb/s GMSK transmitter. The fractional-N
This paper presents the key circuits of a 1MHz bandwidth, 750kb/s GMSK transmitter. The fractional-N synthesizer forming the basis of the transmitter uses a combined phasefrequency
detector (PFD) and digital-to-analog converter (DAC) circuit element to obtain >28dB high frequency noise reduction whe ...
Java编程 JAVA DEVELOPER’S GUIDE TO ASPRISE JTWAIN Version 9 图象处理
JAVA DEVELOPER’S GUIDE TO ASPRISE JTWAIN Version 9 图象处理