搜索结果
找到约 503 项符合
CH-MAX 的查询结果
人工智能/神经网络 This routine calls the glpk library to solve a LP/MIP problem. A typical LP problem has following s
This routine calls the glpk library to solve a LP/MIP problem. A typical
LP problem has following structure:
[min|max] C x
s.t.
Ax ["="|"<="|">="] b
{x <= UB}
{x >= LB}
The calling syntax is:
[XMIN,FMIN,STATUS,EXTRA]= ...
其他嵌入式/单片机内容 File: dir.h ScanOneDirectorySector(unsigned long sector, char *name) extern void MakeFileName(ch
File: dir.h
ScanOneDirectorySector(unsigned long sector, char *name)
extern void MakeFileName(char *inname, char *outname)
ScanOneDirectorySector(unsigned long sector, char *name)
extern void MakeFileName(char *inname, char *outname)
其他 File: dir_39 canOneDirectorySector(unsigned long sector, char *name) extern void MakeFileName(ch
File: dir_39
canOneDirectorySector(unsigned long sector, char *name)
extern void MakeFileName(char *inname, char *outname)
ScanOneDirectorySector(unsigned long sector, char *name)
extern void MakeFileName(char *inname, char *outname)
数据结构 三： 针对带表头结点的单链表
三： 针对带表头结点的单链表，试编写下列函数。
(1) 定位函数Locate：在单链表中寻找第i个结点。若找到，则函数返回第i个结点的地址；若找不到，则函数返回NULL。
(2) 求最大值函数max：通过一趟遍历在单链表中确定值最大的结点。
(3) 统计函数number：统计单链表中具有给定值x的所有元素。
(4) 建立函数create：根据一维 ...
*行业应用 client socket include <sys/types.h> include <sys/socket.h> include <stdio.h> i
client socket
include <sys/types.h>
include <sys/socket.h>
include <stdio.h>
include <netinet/in.h>
include <arpa/inet.h>
include <unistd.h>
int main()
{
int sockfd
int len
struct sockaddr_in address
int result
char ch = A
sockfd = socket(AF_INET, SOCK_STREAM, 0)
address.sin_fami ...
系统设计方案 Fortran - Tóm tắ t nộ i dung mô n họ c Các khái niệ m và yế u tố
Fortran
- Tóm t&#7855 t n&#7897 i dung m&#244 n h&#7885 c
Các khái ni&#7879 m và y&#7871 u t&#7889 trong ng&#244 n ng&#7919 l&#7853 p trình FORTRAN. Các c&#226 u l&#7879 nh c&#7911 a ng&#244 n ng&#7919 FORTRAN. C&#417 b&#7843 n v&#7873 ch&#432 &#417 ng ch&#432 &#417 ng d&#7883 ch và m&#2 ...
VHDL/FPGA/Verilog 文中介绍了QPSK调制解调的原理
文中介绍了QPSK调制解调的原理，并基于FPGA实现了QPSK调制解调电路。MAX+PLUSII环境下的仿真结果表明了该设计的正确性。
VHDL/FPGA/Verilog 秒信号发生器
秒信号发生器，供初学者了解vhdl的编程方法，程序非常简单。编程环境使用Max+Plus IIV10.12
系统设计方案 使用VHDL语言编写的简易数字存储示波器
使用VHDL语言编写的简易数字存储示波器，用MAX+PlusII仿真验证。VHDL编写了采样、存储写、存储读和显示4个模块。采样使用ADC0809，存储器使用6264，显示使用DAC0832。
VHDL/FPGA/Verilog 实现简单CPU功能的源码
实现简单CPU功能的源码，可以实现加减乘除和移位功能，VHDL代码，程序运行在MAX PULS和Quartua上。