搜索：BE - 虫虫下载站

开发工具  MAXQUSBJTAGOW评估板软件

MAXQUSBJTAGOW评估板软件:关键特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1 ...

https://www.eeworm.com/dl/550/37597.html

下载: 90

查看: 1039

实用工具  MAXQUSBJTAGOW评估板软件

MAXQUSBJTAGOW评估板软件:关键特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register Access Data Memory View and Edit Supports Logic Levels from 1.1V to 3.6V Supports JTAG and 1 ...

https://www.eeworm.com/dl/551/38236.html

下载: 114

查看: 1056

可编程逻辑  Create a 1-Wire Master with Xilinx PicoBlaze

Abstract: Designers who must interface 1-Wire temperature sensors with Xilinx field-programmable gate arrays(FPGAs) can use this reference design to drive a DS28EA00 1-Wire slave device. The downloadable softwarementioned in this document can also be used as a starting point to connect other 1-Wir ...

https://www.eeworm.com/dl/kbcluoji/39318.html

下载: 27

查看: 1049

可编程逻辑  《器件封装用户向导》赛灵思产品封装资料

Introduction to Xilinx Packaging Electronic packages are interconnectable housings for semiconductor devices. The major functions of the electronic packages are to provide electrical interconnections between the IC and the board and to efficiently remove heat generated by the device. Feature sizes a ...

https://www.eeworm.com/dl/kbcluoji/39540.html

下载: 33

查看: 1036

可编程逻辑  Analog Solutions for Altera FPGAs

Designing withProgrammable Logicin an Analog WorldProgrammable logic devices revolutionizeddigital design over 25 years ago,promising designers a blank chip todesign literally any function and programit in the field. PLDs can be low-logicdensity devices that use nonvolatilesea-of-gates cells calle ...

https://www.eeworm.com/dl/kbcluoji/39953.html

下载: 96

查看: 1027

可编程逻辑  Analog Solutions for Xilinx FPGAs

Designing withProgrammable Logicin an Analog WorldProgrammable logic devicesrevolutionized digital design over 25years ago, promising designers a blankchip to design literally any functionand program it in the field. PLDs canbe low-logic density devices that usenonvolatile sea-of-gates cells calle ...

https://www.eeworm.com/dl/kbcluoji/39954.html

下载: 150

查看: 1048

可编程逻辑  wp379 AXI4即插即用IP

In the past decade, the size and complexity of manyFPGA designs exceeds the time and resourcesavailable to most design teams, making the use andreuse of Intellectual Property (IP) imperative.However, integrating numerous IP blocks acquiredfrom both internal and external sources can be adaunting ch ...

https://www.eeworm.com/dl/kbcluoji/40023.html

下载: 22

查看: 1026

可编程逻辑  XAPP694-从配置PROM读取用户数据

This application note describes how to retrieve user-defined data from Xilinx configurationPROMs (XC18V00 and Platform Flash devices) after the same PROM has configured theFPGA. The method to add user-defined data to the configuration PROM file is also discussed.The reference design described in t ...

https://www.eeworm.com/dl/kbcluoji/40049.html

下载: 130

查看: 1040

可编程逻辑  XAPP452-Spartan-3高级配置架构

This application note provides a detailed description of the Spartan&trade;-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide th ...

https://www.eeworm.com/dl/kbcluoji/40052.html

下载: 63

查看: 1033

可编程逻辑  XAPP228 -Virtex器件内的四端口存储器

This application note describes how the existing dual-port block memories in the Spartan&trade;-IIand Virtex&trade; families can be used as Quad-Port memories. This essentially involves a dataaccess time (halved) versus functionality (doubled) trade-off. The overall bandwidth of the blockmemory in ...

https://www.eeworm.com/dl/kbcluoji/40055.html

下载: 151

查看: 1046

搜索结果

按分类筛选