搜索结果
找到约 357 项符合
BCD-normal 的查询结果
单片机开发 51单片机对模数转换器adc574/1674/ads774数据采集程序
51单片机对模数转换器adc574/1674/ads774数据采集程序，采集数据BCD码在78～7B
matlab例程 Frequency Scale Conversion From f To f Scale frq2mel mel2frq mel The mel scale is based on the hu
Frequency Scale Conversion
From f To f Scale
frq2mel mel2frq mel The mel scale is based on the human perception of sinewave pitch.
frq2erb erb2frq erb The erb scale is based on the equivalent rectangular bandwidths of the human ear.
frq2midi midi2frq midi The midi standard specifies a numbering o ...
数据结构 一种基于二维链表的稀疏矩阵模半板类设计 A template Class of sparse matrix. Key technology: bin,2-m linked matrix. con
一种基于二维链表的稀疏矩阵模半板类设计
A template Class of sparse matrix.
Key technology: bin,2-m linked matrix.
constructors: 1.normal constuctor 2.copy constuctor. 3.assignment constructor.
Basic operator: 1. addition(sub) of two matrix
2. inverse of a matrix.
3. multiply of two matrix.
etc ...
VHDL/FPGA/Verilog 朋友
朋友，我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的，现在就将她的Verilog源码也一并贡献给大家：8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟 ...
单片机开发 * This a software code module for a time-of-day clock object. * The clock may be fixed 12-hour, fi
* This a software code module for a time-of-day clock object.
* The clock may be fixed 12-hour, fixed 24-hour, or dynamically
* configurable between these two types. Clock data can be accessed
* as a binary number representing the number of minutes since midnight
* or a BCD number formatted acco ...