搜索结果
找到约 185 项符合
Automation-synthesis 的查询结果
书籍 Electronic Design Automation-synthesis,verification and test 电子书PDF下载 971页
Electronic Design Automation-synthesis,verification and test 电子书PDF下载 971页
国立台湾大学江介宏教授
该书是电子设计自动化，综合，验证和测试的经典书籍之一。
软件工程 Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and
Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and ASIC designers.
技术书籍 Verilog HDL Synthesis, A Practical Primer
·Verilog HDL Synthesis, A Practical Primer
技术书籍 Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physi
·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
教程资料 直接数字频率合成（Direct Digital Fraquency Synthesis,即DDFS
直接数字频率合成（Direct Digital Fraquency Synthesis,即DDFS，一般简称DDS）是从相位概念出发直接合成所需要波形的一种新的频率合成技术。
教程资料 FPGA Synthesis with the Synplify Pro Tool
FPGA Synthesis with the Synplify Pro Tool
allegro State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
可编程逻辑 State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
VHDL/FPGA/Verilog State.Machine.Coding.Styles.for.Synthesis（状态机
State.Machine.Coding.Styles.for.Synthesis（状态机，英文,VHDL）
其他 Tutorial on ms office automation with vb .net
Tutorial on ms office automation with vb .net