搜索结果

找到约 1,987 项符合 Asm-all 的查询结果

开发工具 Protel99se鼠标增强软件2.0

Protel99se鼠标增强软件2.0: 2.0版本改名为“Protel99se鼠标增强软件”,是因为使用普通三键鼠标也可实现 放大和缩小功能。 1.0版本功能:(软件名称:“Protel99se增加鼠标滚轮放大缩小功能”) 向上滚动滚轮 --> Zoom In 放大(PageUp键) 向下滚动滚轮 --> Zoom Out 缩小(PageDown键) 单击中键 ...
https://www.eeworm.com/dl/550/17209.html
下载: 156
查看: 1148

allegro Verilog Coding Style for Efficient Digital Design

  In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All the ...
https://www.eeworm.com/dl/allegro/20110.html
下载: 168
查看: 1137

模拟电子 模拟IC性能的权衡 模拟到数字化设计的挑战

Abstract: Many digital devices incorporate analog circuits. For instance, microprocessors, applicationspecificintegrated circuits (ASICs), and field-programmable gate arrays (FPGAs) may have internalvoltage references, analog-to-digital converters (ADCs) or digital-to-analog converters (DACs). How ...
https://www.eeworm.com/dl/571/20557.html
下载: 172
查看: 1054

模拟电子 RF至数字接收器的信号链噪声分析

  Designers of signal receiver systems often need to performcascaded chain analysis of system performancefrom the antenna all the way to the ADC. Noise is a criticalparameter in the chain analysis because it limits theoverall sensitivity of the receiver. An application’s noiserequirem ...
https://www.eeworm.com/dl/571/21323.html
下载: 69
查看: 1101

模拟电子 LTC1099基于PC的数据采集板实现

A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speed of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Tur ...
https://www.eeworm.com/dl/571/21351.html
下载: 130
查看: 1052

模拟电子 PCI ExpressTM Architecture

PCI ExpressTM Architecture Add-in Card Compliance Checklist for the PCI Express Base 1.0a SpecificationThe PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear ...
https://www.eeworm.com/dl/571/21443.html
下载: 45
查看: 1068

模拟电子 高速数字系统设计下载pdf

高速数字系统设计下载pdf:High-Speed Digital SystemDesign—A Handbook ofInterconnect Theory and DesignPracticesStephen H. HallGarrett W. HallJames A. McCallA Wiley-Interscience Publication JOHN WILEY & SONS, INC.New York • Chichester • Weinheim • Brisbane • Singapore • To ...
https://www.eeworm.com/dl/571/21448.html
下载: 196
查看: 1083

Mentor Design Safe Verilog State Machine(Synplicity)

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/Mentor/21525.html
下载: 141
查看: 1097

Mentor Creating Safe State Machines(Mentor)

  Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
https://www.eeworm.com/dl/Mentor/21526.html
下载: 165
查看: 1104

PCB相关 SM320 PCB LAYOUT GUIDELINES

Silicon Motion, Inc. has made best efforts to ensure that the information contained in this document is accurate andreliable. However, the information is subject to change without notice. No responsibility is assumed by SiliconMotion, Inc. for the use of this information, nor for infringements of pa ...
https://www.eeworm.com/dl/501/22294.html
下载: 24
查看: 1087