搜索结果

找到约 283 项符合 Asic 的查询结果

其他书籍 专用集成电路ASIC设计的一本不错的参考书

专用集成电路ASIC设计的一本不错的参考书
https://www.eeworm.com/dl/542/379122.html
下载: 86
查看: 1021

VHDL/FPGA/Verilog 提出了一种利用FPGA技术解决ARINC429通信的实现方案,该方案不仅使国内的ARINC429通信设备摆脱了对国外ASIC电路的依赖,还降低了设备成本,并且克服了国外ASIC电路的不足,实现了任意长

提出了一种利用FPGA技术解决ARINC429通信的实现方案,该方案不仅使国内的ARINC429通信设备摆脱了对国外ASIC电路的依赖,还降低了设备成本,并且克服了国外ASIC电路的不足,实现了任意长度数据帧的群收和群发功能,具有较好的应用前景。利用该方案研制的ARINC429数据通信卡,已成功应用于空空导弹测控设备中。 ...
https://www.eeworm.com/dl/663/381579.html
下载: 155
查看: 1043

VHDL/FPGA/Verilog ASIC/FPGA验证经典资料

ASIC/FPGA验证经典资料,英文版,希望大家可以有所借鉴。
https://www.eeworm.com/dl/663/395920.html
下载: 163
查看: 1030

其他 实现 ASIC前端设计的典型约束脚本输入

实现 ASIC前端设计的典型约束脚本输入
https://www.eeworm.com/dl/534/406244.html
下载: 148
查看: 1021

其他 实现Asic前端设计的 运行脚本

实现Asic前端设计的 运行脚本,即以脚本代替反复输入命令,典型流程。
https://www.eeworm.com/dl/534/406245.html
下载: 131
查看: 1022

其他书籍 Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book descr

Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools.
https://www.eeworm.com/dl/542/423327.html
下载: 182
查看: 1070

其他 usb rtl code, to fpga or asic

usb rtl code, to fpga or asic
https://www.eeworm.com/dl/534/450837.html
下载: 68
查看: 1027

VHDL/FPGA/Verilog ASIC Design using VHDL by Shyam Mani

ASIC Design using VHDL by Shyam Mani
https://www.eeworm.com/dl/663/456692.html
下载: 153
查看: 1037

系统设计方案 An Introduction to Application Specific Integrated Circuit (ASIC) Design

An Introduction to Application Specific Integrated Circuit (ASIC) Design
https://www.eeworm.com/dl/678/459467.html
下载: 72
查看: 1040

USB编程 High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support. F

High volume USB 2.0 devices will be designed using ASIC technology with embedded USB 2.0 support. For full-speed USB devices the operating frequency was low enough to allow data recovery to be handled in a vendors VHDL code, with the ASIC vendor providing only a simple level translator to meet the U ...
https://www.eeworm.com/dl/643/461367.html
下载: 186
查看: 1047