搜索：As - 虫虫下载站

可编程逻辑  XAPP143-利用Verilog来创建CPLD设计

This Application Note covers the basics of how to use Verilog as applied to ComplexProgrammable Logic Devices. Various combinational logic circuit examples, such asmultiplexers, decoders, encoders, comparators and adders are provided. Synchronous logiccircuit examples, such as counters and state m ...

https://www.eeworm.com/dl/kbcluoji/40069.html

下载: 156

查看: 1048

可编程逻辑  XAPP105 - CPLD VHDL介绍

This introduction covers the fundamentals of VHDL as applied to Complex ProgrammableLogic Devices (CPLDs). Specifically included are those design practices that translate soundlyto CPLDs, permitting designers to use the best features of this powerful language to extractoptimum performance for CPLD ...

https://www.eeworm.com/dl/kbcluoji/40070.html

下载: 102

查看: 1037

可编程逻辑  WP247 - Virtex-5系列高级封装

The exacting technological demands created byincreasing bandwidth requirements have given riseto significant advances in FPGA technology thatenable engineers to successfully incorporate highspeedI/O interfaces in their designs. One aspect ofdesign that plays an increasingly important role isthat o ...

https://www.eeworm.com/dl/kbcluoji/40072.html

下载: 75

查看: 1024

可编程逻辑  XAPP944 - 将Xilinx CoolRunner-II CPLD用作数据流开关

&nbsp; This application note shows how a Xilinx CoolRunnerTM-II CPLD can be used as a simplelogical switch that can quickly and reliably select between different MPEG video sources. Thesource code for the design is available on the Xilinx website, and is linked from the &ldquo;VHDLCode&rdquo; se ...

https://www.eeworm.com/dl/kbcluoji/40092.html

下载: 24

查看: 1121

可编程逻辑  XAPP708 -133MHz PCI-X到128MB DDR小型DIMM存储器桥

&nbsp; The Virtex-4 features, such as the programmable IDELAY and built-in FIFO support, simplifythe bridging of a high-speed, PCI-X core to large amounts of DDR-SDRAM memory. Onechallenge is meeting the PCI-X target initial latency specification. PCI-X Protocol Addendum tothe PCI Local Bus Spec ...

https://www.eeworm.com/dl/kbcluoji/40099.html

下载: 131

查看: 1042

可编程逻辑  XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接

XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接&nbsp; The I/Os in Xilinx&reg; 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and ...

https://www.eeworm.com/dl/kbcluoji/40104.html

下载: 28

查看: 1114

可编程逻辑  US Navy VHDL Modelling Guide

&nbsp; This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the deve ...

https://www.eeworm.com/dl/kbcluoji/40131.html

下载: 130

查看: 1037

可编程逻辑  VHDL,Verilog,System verilog比较

&nbsp; 本文简单讨论并总结了VHDL、Verilog，System verilog 这三中语言的各自特点和区别As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers ...

https://www.eeworm.com/dl/kbcluoji/40147.html

下载: 129

查看: 1045

可编程逻辑  CPLD和FPGA设计介绍

Field Programmable Gate Arrays (FPGAs) are becoming a critical part of every system design. Many vendors offer many different architectures and processes. Which one is right for your design? How do you design one of these so that it works correctly and functions as you expect in your entire system ...

https://www.eeworm.com/dl/kbcluoji/40148.html

下载: 180

查看: 1059

可编程逻辑  allegro cx manual教程

We would like to welcome you as a user of the Allegro CX, a rugged, handheld &#64257;&nbsp; eld PC for data collection. Developed with the input of data collection professionals worldwide, the Allegro CX is adaptable and versatile for use in a wide variety of data collection environments. The Allegr ...

https://www.eeworm.com/dl/kbcluoji/40217.html

下载: 86

查看: 1049

搜索结果

按分类筛选