搜索结果
找到约 83 项符合
Added 的查询结果
按分类筛选
- 全部分类
- 书籍 (8)
- 其他 (6)
- Java编程 (4)
- VHDL/FPGA/Verilog (3)
- 微处理器开发 (3)
- 嵌入式/单片机编程 (3)
- matlab例程 (3)
- 技术资料 (3)
- 模拟电子 (2)
- 教程资料 (2)
- 可编程逻辑 (2)
- Symbian (2)
- 数值算法/人工智能 (2)
- VC书籍 (2)
- 其他书籍 (2)
- 数学计算 (2)
- 网络 (2)
- 通讯/手机编程 (2)
- 编译器/解释器 (2)
- 单片机开发 (2)
- 电源技术 (1)
- 单片机编程 (1)
- 通信网络 (1)
- 操作系统开发 (1)
- uCOS (1)
- Linux/Unix编程 (1)
- 手机短信编程 (1)
- 串口编程 (1)
- 行业发展研究 (1)
- 其他嵌入式/单片机内容 (1)
- SCSI/ASPI (1)
- 软件工程 (1)
- 技术管理 (1)
- 软件设计/软件工程 (1)
- Java书籍 (1)
- 系统设计方案 (1)
- 书籍源码 (1)
- FlashMX/Flex源码 (1)
- 其他行业 (1)
- 加密解密 (1)
- 编辑器/阅读器 (1)
- 游戏 (1)
- 工业控制 (1)
- 源码 (1)
- 软件 (1)
- VIP专区 (1)
uCOS uc/os-ii for 8051 This package provides the sources required to use the uC/OS-II v2.00 real time k
uc/os-ii for 8051
This package provides the sources required to use the uC/OS-II v2.00
real time kernel on the 8051 processor. To use this package you will
need the TASKING C Compiler toolset v6.0r1 or higher.
For info on TASKING products you can contact our Web-site at:
http://www.tasking.com
U ...
matlab例程 A graphics toolkit, Graf_Tool() is developed which can be used to process and edit graphics. Label
A graphics toolkit, Graf_Tool() is developed which can be used
to process and edit graphics. Labels, lines and arrows can be
added and the program is very flexible and easy to use.
VHDL/FPGA/Verilog -- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on s
-- WISHBONE revB2 compiant I2C master core
--
-- author: Richard Herveille
-- rev. 0.1 based on simple_i2c
-- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman)
-- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr
-- rev. 0.4 may 8th, added ...
Linux/Unix编程 unicap provides an uniform access to video capture devices. Currently you can access v4l, v4l2, IIDC
unicap provides an uniform access to video capture devices. Currently you can access v4l, v4l2, IIDC 1394 ( DCAM ) cameras and video to firewire converters with a single API. New devices can be added via a plugin system
编译器/解释器 Following is a repost of the public domain make that I posted to net.sources a couple of months ago
Following is a repost of the public domain make that I posted
to net.sources a couple of months ago. I have fixed a few bugs, and
added some more features, and the resulting changes amounted to
about as much text as the whole program (hence the repost).一个编译器C代码，详见REDME。
手机短信编程 LemonSMS is a component developed in Java that provides a turnkey solution for application developer
LemonSMS is a component developed in Java that provides a turnkey solution for application developers to incorporate into their Java applications the functionality of sending and processing of incoming SMS messages.
LemonSMS acts as a middleware between a Java application and a GSM Modem or Data en ...
串口编程 Java RS232 terminal with graphical interface . Suitable for small RS projects and test protocols for
Java RS232 terminal with graphical interface . Suitable for small RS projects and test protocols for hardware developing. Free for usage ,modifying and redistributing.Also added "javacomm20"-api installer
Java编程 JDiff is a Javadoc doclet which generates an HTML report of all the packages, classes, constructors,
JDiff is a Javadoc doclet which generates an HTML report of all the packages, classes, constructors, methods, and fields which have been removed, added or changed in any way, including their documentation, when two APIs are compared. This is very useful for describing exactly what has changed betwee ...
行业发展研究 This paper addresses the issues relating to the enforcement of robust stability when implementing t
This paper addresses the issues relating to the
enforcement of robust stability when implementing the Adaptive
Inverse Control (AIC) scheme. In this scheme, an adaptive
FIR filter is added to a closed-loop system in order to
reduce the output error caused by external disturbances,
enhancing the perf ...
其他嵌入式/单片机内容 Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardw
Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardware to function correctly in the overall system. This lab exercise will explore how hardware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.