找到约 4,650 条结果
www.eeworm.com

30分钟内让你明白正则表达式是什么

30分钟内让你明白正则表达式是什么，并对它有一些基本的了解，让你可以在自己的程序或网页里使用它。
2013-12-25 09:13:08 下载 49 查看 1,078
www.eeworm.com

替代兼容HT1623取代HT1623贴片封装片型号是什么？

产品型号：VK0384
产品品牌：VINKA/永嘉微电/永嘉微
封装形式: LQFP64
替代型号：HT1623

2021-01-11 11:23:35 下载 8 查看 91
www.eeworm.com

利用MEGA8控制RF02无线芯片接收RF01发送的四路数据

利用MEGA8控制RF02无线芯片接收RF01发送的四路数据，并从串口送到电脑观察结果，已经调试通过。
2017-03-07 00:26:02 下载 114 查看 1,087
www.eeworm.com

机票预定系统 各个模块的设计-ticket reservation systems detailed design system modules of the design

机票预定系统 各个模块的设计-ticket reservation systems detailed design system modules of the design
2014-01-20 04:57:12 下载 196 查看 1,161
www.eeworm.com

这是关于如何使用Design Compiler_FPGA Design Flow　软件的说明书。

这是关于如何使用Design Compiler_FPGA Design Flow　软件的说明书。
2016-07-11 10:41:01 下载 43 查看 1,124
www.eeworm.com

射频电路设计

该文档讲述 了射频电路设计(RF-Circuit-design)方法，很不错的参考文档
2023-01-07 14:40:02 下载 5 查看 879
www.eeworm.com

The_Design_Warrior_Guide_To_FPGA.rar

一位老工程师写的关于FPGA方面的书，把多年从事FPGA设计的经验写入书中，读完受益颇多
2013-06-03 13:10:01 下载 172 查看 1,053
www.eeworm.com

Embedded_Controller_Hardware_Design.pdf

外文书籍，关于嵌入式控制器的硬件设计方面知识，给需要的朋友提供一个参考
2013-04-24 16:38:27 下载 113 查看 1,026
www.eeworm.com

SystemVerilog for Design

These extensions address two major aspects of HDL-based design. First, modeling ver
2013-07-14 16:00:01 下载 100 查看 1,108
www.eeworm.com

Design and Analysis of Analog Filters (英).pdf

资料->【E】光盘论文->【E5】英文书籍->Design and Analysis of Analog Filters (英).pdf
2013-04-24 16:38:50 下载 169 查看 1,149
www.eeworm.com

Digital Down Converter Design based on FPGA

Digital Down Converter Design based on FPGA.
2013-08-13 12:30:01 下载 165 查看 1,189
www.eeworm.com

protel99se pcb design

protel99se pcb design
2013-09-11 06:00:02 下载 75 查看 1,080
www.eeworm.com

Verilog Coding Style for Efficient Digital Design

 

In this paper, we discuss efficient coding and design styles using verilog.
2013-11-22 08:08:02 下载 168 查看 1,232
www.eeworm.com

High-Speed Digital System Design

Introduce High-Speed Digital System Design.
2013-10-20 02:52:01 下载 191 查看 1,153
www.eeworm.com

Design Safe Verilog State Machine（Synplicity）

 

One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sour
2013-10-23 20:44:01 下载 141 查看 1,186
www.eeworm.com

Verilog Coding Style for Efficient Digital Design

 

In this paper, we discuss efficient coding and design styles using verilog.
2013-11-23 02:48:01 下载 54 查看 1,059
www.eeworm.com

Design Safe Verilog State Machine（Synplicity）

 

One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sour
2013-10-20 14:40:01 下载 20 查看 1,253
www.eeworm.com

Verilog Coding Style for Efficient Digital Design

Verilog Coding Style for Efficient Digital Design
2015-01-21 00:47:02 下载 91 查看 1,126
www.eeworm.com

kangyl_Pci_design_guide_30

kangyl_Pci_design_guide_30
2014-01-08 23:18:02 下载 84 查看 1,020
www.eeworm.com

Simulation and Synthesis Techniques for Asynchronous FIFO Design

Simulation and Synthesis Techniques for Asynchronous FIFO Design
2013-12-10 01:19:02 下载 27 查看 1,378
‹ 上一页 1 ... 35 36 37 38 39 40 41 42 43 44 45 ... 233 下一页 ›