找到约 2,240 条结果
www.eeworm.com
由硬件描述语言(Hardware Description Language，HDL)描述的电路首先被划分成有限数目的层，然后将这些电路层布局到芯片的每一层，同时确保关键路径的时延最小。
2013-05-24 23:20:01
下载 174
查看 1,110
www.eeworm.com
The software follows RS232 communication protocol， and the hardware converts electrical levels.
2013-11-03 03:44:01
下载 193
查看 1,207
www.eeworm.com
The work theory of the controller， the hardware interface design between LS7266R1 and single chip， and
2013-11-02 05:28:01
下载 164
查看 1,144
www.eeworm.com
operation.Multisim is used as the circuit simulation platform,and NI Eiviss II is used as the physical circuit hardware
2022-04-05 05:00:02
下载 10
查看 2,834
www.eeworm.com
Keil software is used to compile and debug the program,and Proteus is used to simulate and test the hardware
2023-09-20 17:00:02
下载 3
查看 9,927
www.eeworm.com
the pressure monitoring system taking AT89C51 single-chip microcomputer as the core was designed.The hardware
2023-09-20 18:50:01
下载 7
查看 9,189
www.eeworm.com
control system for gearbox oil pump motor of wind turbine based on MCU,This paper introduces the sensor,hardware
2023-09-21 06:00:01
下载 5
查看 6,391
www.eeworm.com
system for memory resources and computing speed,the speech processing algorithm is designed based on hardware
2023-09-21 21:40:01
下载 7
查看 2,118
www.eeworm.com
由硬件描述语言(Hardware Description Language，HDL)描述的电路首先被划分成有限数目的层，然后将这些电路层布局到芯片的每一层，同时确保关键路径的时延最小。
2023-10-08 07:00:01
下载 9
查看 2,489
www.eeworm.com
The hardware of the system is composed of rotary table,conveyor belt,pressure sensor,infrared tube sensor
2023-10-13 19:10:01
下载 9
查看 3,885
www.eeworm.com
Bussgang类盲均衡算法,主要因为它的计算复杂度小,便于实时实现,具有较好的性能.本文探讨了以FPGA(Field Programmable Gates Array)为平台,使用Verilog HDL(Hardware
2024-01-19 19:20:01
下载 10
查看 1,892
www.eeworm.com
由硬件描述语言(Hardware Description Language，HDL)描述的电路首先被划分成有限数目的层，然后将这些电路层布局到芯片的每一层，同时确保关键路径的时延最小。
2024-02-19 21:50:01
下载 6
查看 910
www.eeworm.com
The TAS3204 is programmable with the graphical PurePath Studio™ suite of DSP code development software
2016-05-06 13:47:06
下载 2
查看 196
www.eeworm.com
也就是常说的IDE（Integrated Development
Environment）。图片比较多，虽然用软件处理过体积，网页可能还是比较慢，还请见谅。
2013-10-15 18:36:01
下载 23
查看 1,153
www.eeworm.com
V-qualified FPGA design methodology is
changing the paradigms of safety designs and will greatly reduce development
2013-11-05 19:04:01
下载 122
查看 1,078
www.eeworm.com
V-qualified FPGA design methodology is
changing the paradigms of safety designs and will greatly reduce development
2013-11-14 18:28:01
下载 144
查看 1,098
www.eeworm.com
It is also helpful for the research and development of virtual instruments and equipment, providing convenient
2023-10-05 17:30:01
下载 10
查看 2,823
www.eeworm.com
With the rapid development of The Times, people’s living standard is also constantly improving
2023-10-06 08:50:01
下载 6
查看 7,844
www.eeworm.com
still need to repeatedly build circuits and develop printed circuit boards.In this way,the cost of development
2023-10-06 11:50:01
下载 3
查看 4,742
www.eeworm.com
Application of Bootstrap Loader in MSP430 With Flash
Hardware and Software Proposal.
8.
2015-04-24 09:50:56
下载 67
查看 5,872