average-reso_dc-reso_dc.sim

来自「开关电源的设计及仿真.rar」· SIM 代码 · 共 120 行

@OrCAD Simulation Server Version: 1.0

@Settings: 1 1
@General:
ProfileName= "reso_dc" 
ProfileFile= "average-reso_dc-reso_dc.sim" 
DesignFile= "average.dsn" 0 
ProjectFile= "average.opj"  
NetlistFile= "flyback_vm_shunt-reso_dc-reso_dc.sim.cir" 
RootSchematics= "reso_dc" 
DataFile= "average-reso_dc-reso_dc.dat" 
OutFile= "average-reso_dc-reso_dc.out" 
Notes=
@#$BEGINNOTES
@#$ENDNOTES
@End General
@Analysis: 0 0
+0 0 0 
+0 "1000ns" 
+1 "" 
+2 "0" 
+3 "" 
+4 "" 
+5 "" 
+6 "" 
@End Analysis
@Analysis: 1 0
+2 0 0
+0 "1000" 
+1 "1" 
+2 "1meg" 
+3 "" 
+4 "" 
+5 "" 
@End Analysis
@Analysis: 2 1
+0 0
+0 "Vfreq" 
+1 "" 
+2 "" 
+3 "" 
+4 "1k" 
+5 "200k" 
+6 "1k" 
+7 "" 
@End Analysis
@Analysis: 3 0
+0 0 0
+0 "" 
+1 "" 
+2 "" 
@End Analysis
@Analysis: 4 0
+0 0 1 0 0 0 1 0 
+0 "" 
+1 "" 
+2 "" 
+3 "" 
+4 "" 
+5 "" 
+6 "" 
+7 "" 
@End Analysis
@Analysis: 5 1
+0 2
+0 "" 
+1 "x" 
+2 "" 
+3 "" 
+4 "15" 
+5 "150" 
+6 "10" 
+7 "" 
@End Analysis
@Analysis: 6 0
+1 
+0 "" 
@End Analysis
@Analysis: 7 0
+0 0
+0 "" 
+1 "" 
+2 "" 
+3 "" 
+4 "" 
+5 "" 
@End Analysis
@Analysis: 8 0
+0 
+0 "" 
+1 "" 
+2 "" 
+3 "" 
+4 "" 
+5 "" 
@End Analysis
@Analysis: 9 0
+0 "" 
@End Analysis
@Analysis: 10 0
+0 0
+0 "" 
+1 "" 
+2 "" 
+3 "" 
+4 "" 
+5 "" 
+6 "" 
+7 "" 
@End Analysis
@Analysis: 11 1
+ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
@End Analysis
@Analysis: 12 0
+0 0
@End Analysis
@Analysis: 13 1
+0 1 1 0
@End Analysis