📄 fullwave rectifier passive pfc.out.1
字号:
**** 06/14/06 14:17:36 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111
** Profile: "Fullwave rectifier passive PFC-Fullwave rectifier passive PFC" [ D:\Christophe\Livres\Spice simus 2\Chapter6\Simulatio
**** CIRCUIT DESCRIPTION
******************************************************************************
** Creating circuit file "Fullwave rectifier passive PFC.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of d:\OrCAD_10.3\tools\PSpice\PSpice.ini file:
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\pwmswitch.lib"
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\power456.lib"
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\NCP101X.LIB"
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\freerun.lib"
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\copec.lib"
.lib "D:\Christophe\Livres\Spice simus 2\Chapter2\Simulation examples\PSpice\application.lib"
.lib "nom.lib"
*Analysis directives:
.TRAN 0 500m 0 SKIPBP
.OPTIONS ABSTOL= 1u
.OPTIONS GMIN= 1n
.OPTIONS ITL4= 100
.OPTIONS RELTOL= 0.01
.OPTIONS VNTOL= 1m
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\Fullwave rectifier passive PFC.net"
**** INCLUDING "Fullwave rectifier passive PFC.net" ****
* source CHAPTER6
C_C1 BULK 0 172u IC=20
R_R1 N01663 N02260 100m
G_ABMI1 BULK 0 VALUE { 117/(V(bulk)+5) }
D_D1 N01637 N01663 D1N5406
D_D2 N01647 N01663 D1N5406
D_D3 0 N01637 D1N5406
D_D4 0 N01647 D1N5406
V_Vin N01637 N01647
+SIN 0 150 60 0 0 0
R_R2 N01647 0 1G
L_L1 BULK N02260 220m
**** RESUMING "Fullwave rectifier passive PFC.cir" ****
.END
**** 06/14/06 14:17:36 ******* PSpice 10.3.0 (Jan 2004) ******* ID# 1111111111
** Profile: "Fullwave rectifier passive PFC-Fullwave rectifier passive PFC" [ D:\Christophe\Livres\Spice simus 2\Chapter6\Simulatio
**** Diode MODEL PARAMETERS
******************************************************************************
D1N5406
IS 11.500000E-15
ISR 40.530000E-06
IKF 3.87
RS 8.254000E-03
CJO 130.400000E-12
VJ .75
M .3758
ERROR -- Convergence problem in transient analysis at Time = 451.2E-06
Time step = 42.84E-15, minimum allowable step size = 50.00E-15
These devices failed to converge:
G_ABMI1
Last node voltages tried were:
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( BULK) -4.9992 (N01637) 25.0820 (N01647) -.3074 (N01663) 24.7750
(N02260) 24.7740
**** Interrupt ****
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -