⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 lcd1602.hif

📁 LCD1602.rar
💻 HIF
字号:
Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
42
2997
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
LCD_CLK_function|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
LCD_CLK
# storage
db|LCD1602.(1).cnf
db|LCD1602.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
LCD_CLK_function|LCD_CLK.v
5ff11ff5dcd026fedd4a1dcabe17417f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Dat_Lcd
1011101110000000
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
LCD_CLK:circuit1
}
# macro_sequence

# end
# entity
LCD1602
# storage
db|LCD1602.(0).cnf
db|LCD1602.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
LCD1602_Dirver.v
3fa0becd4d6e9c57c214b1b9c6d6d740
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Disp_On
00001111
PARAMETER_UNSIGNED_BIN
DEF
Disp_Clear
00000001
PARAMETER_UNSIGNED_BIN
DEF
Disp_AChome
00000010
PARAMETER_UNSIGNED_BIN
DEF
Disp_Mode
00000110
PARAMETER_UNSIGNED_BIN
DEF
Disp_Function
00111000
PARAMETER_UNSIGNED_BIN
DEF
Disp_Ac
10000000
PARAMETER_UNSIGNED_BIN
DEF
Disp_memory1
welcome to      
PARAMETER_STRING
DEF
Disp_memory2
www.donghuar.com
PARAMETER_STRING
DEF
}
# hierarchies {
|
}
# macro_sequence

# end
# complete

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -