📄 analog.lib
字号:
* OUTPUT AMPLIFIER INPUT STAGE & POLE AT 10 KHZ
*
R15 29 4 5.16E3
R16 28 4 5.16E3
I1 7 30 10UA
EOS 27 3 POLY(1) 20 98 30E-6 1
Q1 29 8 30 QX
Q2 28 27 30 QX
R20 8 6 100.2E3
CIN 28 29 20E-12
*
* SECOND GAIN STAGE AND SLEW CLAMP
*
R71 31 98 1E6
G71 98 31 28 29 48.2E-6
D30 31 32 DX
D40 33 31 DX
E10 7 32 POLY(1) 7 98 -0.5 1
E20 33 4 POLY(1) 98 4 -0.5 1
*
* OUTPUT STAGE
*
RS1 7 60 1E6
RS2 60 4 1E6
ISY 7 4 0.124E-3
*
G7 34 36 31 98 5.5E-06
V3 35 4 DC 6
D7 36 35 DX
VB2 34 4 1.6
R22 37 36 1E3
R23 38 36 500
C6 37 6 50E-12
C7 38 39 50E-12
M1 39 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
M2 45 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
D8 39 47 DX
D9 47 45 DX
Q3 39 40 41 QPA 8
VB 7 40 DC 0.761
R24 7 41 375
Q4 41 7 43 QNA 1
R25 7 43 50
Q5 43 39 6 QNA 20
Q6 46 45 6 QPA 20
R26 46 4 23
Q7 36 46 4 QNA 1
M3 6 36 4 4 MN L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
*
.MODEL QNA NPN(BF=253)
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 TOX=8.5E-8
+ LD=1.48E-6 WD=1E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 CJ=0 L=9E-6 W=2000E-6)
.MODEL QPA PNP(BF=61.5)
.MODEL QX PNP(BF=12500)
.MODEL DX D
.MODEL DY D(BV=6.0)
.ENDS
* AMP04E SPICE Macro-model Rev. A, 5/94
* JCB / PMI
*
* This version of the AMP04 model simulates the worst case
* parameters of the 'E' grade over temperature. The worst
* case parameters used correspond to those in the data sheet.
*
* Copyright 1994 by Analog Devices
*
* Refer to "README.DOC" file for License Statement. Use of
* this model indicates your acceptance of the terms and pro-
* visions in the License Statement.
*
* Node assignments
* IN+
* | IN-
* | | V+
* | | | V-
* | | | | Vout
* | | | | | Rgain1
* | | | | | | Rgain2
* | | | | | | | Ref
* | | | | | | | |
.SUBCKT AMP04E 3 2 7 4 6 1 8 5
*
* INPUT STAGE
*
R1 2 9 2E3
R2 9 11 2E9
R3 11 12 2E9
R4 3 12 2E3
IB1 2 98 50E-9
IB2 3 98 40E-9
VOS 12 13 33E-6
D1 9 10 DY
D2 1 10 DY
D3 12 14 DY
D4 8 14 DY
*
* 1ST AMP GAIN STAGE, POLE AT 0.44 HZ
*
EREF 98 0 (60,0) 1
G1 98 15 9 1 1E-3
R5 98 15 1E9
C1 98 15 362E-12
* SECOND POLE AT 1 MHZ
G3 98 16 15 98 1E-6
R6 98 16 1E6
C2 98 16 159E-15
* OUTPUT STAGE
E2 22 98 16 98 1
R14 22 1 200
*
* 2ND AMP GAIN STAGE, POLE AT 0.44 HZ
*
G2 98 17 13 23 1E-3
R7 98 17 1E9
C3 98 17 362E-12
* SECOND POLE AT 1 MHZ
G4 98 18 17 98 1E-6
R8 98 18 1E6
C4 98 18 159E-15
* CMRR STAGE
E1 98 19 POLY(2) (2,98) (3,98) 0 28 28
R9 19 20 1E6
R10 20 98 1
* OUTPUT STAGE
E3 21 98 18 98 1
R11 21 8 11E3
R12 21 23 11E3
R13 23 5 100.8E3
*
* OUTPUT AMPLIFIER INPUT STAGE & POLE AT 10 KHZ
*
R15 29 4 5.16E3
R16 28 4 5.16E3
I1 7 30 10UA
EOS 27 3 POLY(1) 20 98 300E-6 1
Q1 29 8 30 QX
Q2 28 27 30 QX
R20 8 6 100.8E3
CIN 28 29 20E-12
*
* SECOND GAIN STAGE AND SLEW CLAMP
*
R71 31 98 1E6
G71 98 31 28 29 48.2E-6
D30 31 32 DX
D40 33 31 DX
E10 7 32 POLY(1) 7 98 -0.5 1
E20 33 4 POLY(1) 98 4 -0.5 1
*
* OUTPUT STAGE
*
RS1 7 60 1E6
RS2 60 4 1E6
ISY 7 4 0.424E-3
*
G7 34 36 31 98 5.5E-06
V3 35 4 DC 6
D7 36 35 DX
VB2 34 4 1.6
R22 37 36 1E3
R23 38 36 500
C6 37 6 50E-12
C7 38 39 50E-12
M1 39 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
M2 45 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
V02 39 61 0.2
D8 61 47 DX
D9 47 45 DX
Q3 39 40 41 QPA 8
VB 7 40 DC 0.761
R24 7 41 375
Q4 41 7 43 QNA 1
R25 7 43 50
Q5 43 39 62 QNA 20
V01 62 6 0.2
Q6 46 45 6 QPA 20
R26 46 4 23
Q7 36 46 4 QNA 1
M3 63 36 4 4 MN L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
V03 6 63 2E-3
*
.MODEL QNA NPN(BF=253)
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 TOX=8.5E-8
+ LD=1.48E-6 WD=1E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 CJ=0 L=9E-6 W=2000E-6)
.MODEL QPA PNP(BF=61.5)
.MODEL QX PNP(BF=12500)
.MODEL DX D
.MODEL DY D(BV=6.0)
.ENDS
* AMP04F SPICE Macro-model Rev. A, 5/94
* JCB / PMI
*
* This version of the AMP04 model simulates the worst case
* parameters of the 'F' grade over temperature. The worst
* case parameters used correspond to those in the data sheet.
*
* Copyright 1994 by Analog Devices
*
* Refer to "README.DOC" file for License Statement. Use of
* this model indicates your acceptance of the terms and pro-
* visions in the License Statement.
*
* Node assignments
* IN+
* | IN-
* | | V+
* | | | V-
* | | | | Vout
* | | | | | Rgain1
* | | | | | | Rgain2
* | | | | | | | Ref
* | | | | | | | |
.SUBCKT AMP04F 3 2 7 4 6 1 8 5
*
* INPUT STAGE
*
R1 2 9 2E3
R2 9 11 2E9
R3 11 12 2E9
R4 3 12 2E3
IB1 2 98 60E-9
IB2 3 98 45E-9
VOS 12 13 67E-6
D1 9 10 DY
D2 1 10 DY
D3 12 14 DY
D4 8 14 DY
*
* 1ST AMP GAIN STAGE, POLE AT 0.44 HZ
*
EREF 98 0 (60,0) 1
G1 98 15 9 1 1E-3
R5 98 15 1E9
C1 98 15 362E-12
* SECOND POLE AT 1 MHZ
G3 98 16 15 98 1E-6
R6 98 16 1E6
C2 98 16 159E-15
* OUTPUT STAGE
E2 22 98 16 98 1
R14 22 1 200
*
* 2ND AMP GAIN STAGE, POLE AT 0.44 HZ
*
G2 98 17 13 23 1E-3
R7 98 17 1E9
C3 98 17 362E-12
* SECOND POLE AT 1 MHZ
G4 98 18 17 98 1E-6
R8 98 18 1E6
C4 98 18 159E-15
* CMRR STAGE
E1 98 19 POLY(2) (2,98) (3,98) 0 89 89
R9 19 20 1E6
R10 20 98 1
* OUTPUT STAGE
E3 21 98 18 98 1
R11 21 8 11E3
R12 21 23 11E3
R13 23 5 101E3
*
* OUTPUT AMPLIFIER INPUT STAGE & POLE AT 10 KHZ
*
R15 29 4 5.16E3
R16 28 4 5.16E3
I1 7 30 10UA
EOS 27 3 POLY(1) 20 98 600E-6 1
Q1 29 8 30 QX
Q2 28 27 30 QX
R20 8 6 101E3
CIN 28 29 20E-12
*
* SECOND GAIN STAGE AND SLEW CLAMP
*
R71 31 98 1E6
G71 98 31 28 29 48.2E-6
D30 31 32 DX
D40 33 31 DX
E10 7 32 POLY(1) 7 98 -0.5 1
E20 33 4 POLY(1) 98 4 -0.5 1
*
* OUTPUT STAGE
*
RS1 7 60 1E6
RS2 60 4 1E6
ISY 7 4 0.424E-3
*
G7 34 36 31 98 5.5E-06
V3 35 4 DC 6
D7 36 35 DX
VB2 34 4 1.6
R22 37 36 1E3
R23 38 36 500
C6 37 6 50E-12
C7 38 39 50E-12
M1 39 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
M2 45 36 4 4 MN L=9E-6 W=1000E-6 AD=15E-9 AS=15E-9
V02 39 61 0.2
D8 61 47 DX
D9 47 45 DX
Q3 39 40 41 QPA 8
VB 7 40 DC 0.761
R24 7 41 375
Q4 41 7 43 QNA 1
R25 7 43 50
Q5 43 39 62 QNA 20
V01 62 6 0.2
Q6 46 45 6 QPA 20
R26 46 4 23
Q7 36 46 4 QNA 1
M3 63 36 4 4 MN L=9E-6 W=2000E-6 AD=30E-9 AS=30E-9
V03 6 63 2.5E-3
*
.MODEL QNA NPN(BF=253)
.MODEL MN NMOS(LEVEL=3 VTO=1.3 RS=0.3 RD=0.3 TOX=8.5E-8
+ LD=1.48E-6 WD=1E-6 NSUB=1.53E16 UO=650 DELTA=10 VMAX=2E5
+ XJ=1.75E-6 KAPPA=0.8 ETA=0.066 CJ=0 L=9E-6 W=2000E-6)
.MODEL QPA PNP(BF=61.5)
.MODEL QX PNP(BF=12500)
.MODEL DX D
.MODEL DY D(BV=6.0)
.ENDS
* SSM2017 SPICE Macro-model 4/92, Rev. A
* ARG / PMI
*
* Copyright 1990 by Analog Devices, Inc.
*
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | rg1
* | | | | | | rg2
* | | | | | | | ref
* | | | | | | | |
.SUBCKT SSM2017 1 2 99 50 45 5 6 19
*
* INPUT STAGE
*
I1 5 51 2E-3
I2 6 51 2E-3
IOS 1 2 1E-9
CIN 1 2 40E-12
VIOS 7 1 100E-6
Q1 3 2 5 QN
Q2 4 7 6 QN
D1 5 2 DX
D2 6 7 DX
R1 97 3 250
R2 97 4 250
R3 5 8 5E3
R4 6 9 5E3
E1 8 45 11 3 10E3
E2 9 45 11 4 10E3
V1 97 11 0.5
R13 97 11 1E6
CC1 3 8 28E-12
CC2 4 9 28E-12
*
* DIFFERENCE AMPLIFIER AND POLE AT 7MHZ
*
I3 97 12 7E-6
R5 21 14 4E3
R6 14 19 5E3
R7 17 20 4E3
R8 17 45 5E3
R9 12 13 31.263E3
R10 12 16 31.263E3
Q3 15 14 13 QP
Q4 18 17 16 QP
R11 15 51 38.652E3
R12 18 51 38.652E3
R14 20 8 1E3
R15 21 24 1E3
C1 15 18 294.118E-15
EOOS 24 9 POLY(1) 38 39 40E-3 1
V2 97 22 3.6
V3 23 51 3.6
D3 21 22 DX
D4 23 21 DX
D5 20 22 DX
D6 23 20 DX
EPOS 97 0 99 0 1
ENEG 51 0 50 0 1
EREF 98 0 39 0 1
RMP1 97 39 1
RMP2 39 51 1
*
* GAIN STAGE AND DOMINANT POLE AT 100HZ
*
R16 25 98 3.865E9
C2 25 98 411.765E-15
G1 98 25 18 15 25.872E-6
V6 97 26 3
V7 27 51 3
D7 25 26 DX
D8 27 25 DX
*
* POLE AT 2MHZ
*
R17 40 98 1
C3 40 98 79.578E-9
G2 98 40 25 39 1
*
* COMMON MODE STAGE WITH ZERO AT 50KHZ
*
E3 36 37 1 39 .5
E4 37 98 2 39 .5
R18 36 38 1
R19 38 98 3.162E-3
C5 36 38 3.183E-6
*
* OUTPUT STAGE
*
GSY 99 50 POLY(1) 99 50 8.6E-3 66.667E-6
RO1 99 45 70
RO2 45 50 70
GO1 45 99 99 40 14.286E-3
GO2 50 45 40 50 14.286E-3
F1 45 0 V4 1
F2 0 45 V5 1
V4 41 45 1
V5 45 42 1
GC1 43 50 40 45 14.286E-3
GC2 44 50 45 40 14.286E-3
D9 50 43 DY
D10 50 44 DY
D11 99 43 DX
D12 99 44 DX
D13 40 41 DX
D14 42 40 DX
*
* MODELS USED
*
.MODEL DX D
.MODEL DY D(BV=50)
.MODEL QN NPN(BF=333.333 RB=15 KF=11.15E-15 AF=1)
.MODEL QP PNP(BF=350)
.ENDS
* SSM2017P SPICE Macro-model 4/92, Rev. A
* ARG / PMI
*
* Copyright 1990 by Analog Devices, Inc.
*
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Node assignments
* non-inverting input
* | inverting input
* | | positive supply
* | | | negative supply
* | | | | output
* | | | | | rg1
* | | | | | | rg2
* | | | | | | | ref
* | | | | | | | |
.SUBCKT SSM2017P 1 2 99 50 45 5 6 19
*
* INPUT STAGE
*
I1 5 51 2E-3
I2 6 51 2E-3
IOS 1 2 1.25E-6
CIN 1 2 40E-12
VIOS 7 1 1.2E-3
Q1 3 2 5 QN
Q2 4 7 6 QN
D1 5 2 DX
D2 6 7 DX
R1 97 3 250
R2 97 4 250
R3 5 8 5E3
R4 6 9 5E3
E1 8 45 11 3 10E3
E2 9 45 11 4 10E3
V1 97 11 0.5
R13 97 11 1E6
CC1 3 8 28E-12
CC2 4 9 28E-12
*
* DIFFERENCE AMPLIFIER AND POLE AT 7MHZ
*
I3 97 12 7E-6
R5 21 14 4E3
R6 14 19 5E3
R7 17 20 4E3
R8 17 45 5E3
R9 12 13 15.347E3
R10 12 16 15.347E3
Q3 15 14 13 QP
Q4 18 17 16 QP
R11 15 51 22.736E3
R12 18 51 22.736E3
R14 20 8 1E3
R15 21 24 1E3
C1 15 18 500E-15
EOOS 24 9 POLY(1) 38 39 500E-3 1
V2 97 22 4.6
V3 23 51 4.6
D3 21 22 DX
D4 23 21 DX
D5 20 22 DX
D6 23 20 DX
EPOS 97 0 99 0 1
ENEG 51 0 50 0 1
EREF 98 0 39 0 1
RMP1 97 39 1
RMP2 39 51 1
*
* GAIN STAGE AND DOMINANT POLE AT 100HZ
*
R16 25 98 2.274E9
C2 25 98 700E-15E
G1 98 25 18 15 43.982E-6
V6 97 26 4.3
V7 27 51 4.3
D7 25 26 DX
D8 27 25 DX
*
* POLE AT 2MHZ
*
R17 40 98 1
C3 40 98 79.578E-9
G2 98 40 25 39 1
*
* COMMON MODE STAGE WITH ZERO AT 50KHZ
*
E3 36 37 1 39 .5
E4 37 98 2 39 .5
R18 36 38 1
R19 38 98 50.119E-3
C5 36 38 3.183E-6
*
* OUTPUT STAGE
*
GSY 99 50 POLY(1) 99 50 12E-3 66.667E-6
RO1 99 45 70
RO2 45 50 70
GO1 45 99 99 40 14.286E-3
GO2 50 45 40 50 14.286E-3
F1 45 0 V4 1
F2 0 45 V5 1
V4 41 45 .862
V5 45 42 .862
GC1 43 50 40 45 14.286E-3
GC2 44 50 45 40 14.286E-3
D9 50 43 DY
D10 50 44 DY
D11 99 43 DX
D12 99 44 DX
D13 40 41 DX
D14 42 40 DX
*
* MODELS USED
*
.MODEL DX D
.MODEL DY D(BV=50)
.MODEL QN NPN(BF=80 RB=15 KF=2.788E-15 AF=1)
.MODEL QP PNP(BF=350)
.ENDS
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -